A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth (original) (raw)

2012 IEEE International Solid-State Circuits Conference, 2012

Abstract

... Jaeyun Lee, Yongjin Kwon, Soehee Kim, Jaehwan Kim, Yong-Jun Lee, Qi Wang, Sooho Cha, Sujin Ahn, Hideki Horii, Jaewook Lee, Kisung Kim, Hansung Joo, Kwangjin Lee, Yeong-Taek Lee, Jeihwan Yoo, Gitae Jeong ... Figure 2.5.3 shows the dual-LY and multi-WL schemes. ...

Hideki Horii hasn't uploaded this paper.

Let Hideki know you want this paper to be uploaded.

Ask for this paper to be uploaded.