A Discretely Adaptive Connection Logic Network (original) (raw)
Related papers
Design of Various Logic Gates in Neural Networks
IEEE, 2013
This work presents a CMOS technique for designing and implementing a biologically inspired neuron which will accept multiple synaptic inputs. The circuit accepts synapses as inputs and generates a pulse width modulated output waveform of constant frequency depending on the level of activation. Next, the behavior of this implementation has been presented, and the realization of various basic logic gates through this combination has been realized.
A Reversible-Logic based Architecture for Artificial Neural Network
2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), 2020
High-performance computing beyond sub-10 nm advanced node technology allows us to explore and use complex 2.5D/3D SOC design architecture. Node scaling, heterogeneous integration, and complex design enable us to think beyond Moore's law but, at the same time, limit the scope with concerns of excessive power dissipation. The field of quantum computation and reversible logic functions has been researched in recent years in the context of low power VLSI circuit designs and nanotechnology. Reversible computation exhibits significantly reduced power dissi-pation in digital circuits. In this paper, we propose a novel design of Artificial Neural Network (ANN) using reversible logic gates. A thorough search of the relevant literature yielded only a few related articles. To the best of our knowledge, our proposed approach is the first attempt to implement a complete feedforward neural network circuit using only reversible logic gates. The comparative analysis demonstrates that our proposed approach has achieved an approximately 16% reduction in overall power dissipation compared to existing approaches. The proposed approach also has better scalability than the classical design approach.
Applied Nanoscience, 2018
Considering the lack of optimization support for Quantum-dot Cellular Automata, we propose a dynamically reconfigurable logic cell capable of implementing various logic operations by means of artificial neural networks. The cell can be reconfigured to any 2-input combinational logic gate by altering the strength of connections, called weights and biases. We demonstrate how these cells may appositely be organized to perform multi-bit arithmetic and logic operations. The proposed work is important in that it gives a standard implementation of an 8-bit arithmetic and logic unit for quantum-dot cellular automata with minimal area and latency overhead. We also compare the proposed design with a few existing arithmetic and logic units, and show that it is more area efficient than any equivalent available in literature. Furthermore, the design is adaptable to 16, 32, and 64 bit architectures.
Multilayer Backpropagation Neural Networks for Implementation of Logic Gates
2021
ANN is a computational model that is composed of several processing elements (neurons) that tries to solve a specific problem. Like the human brain, it provides the ability to learn from experiences without being explicitly programmed. This article is based on the implementation of artificial neural networks for logic gates. At first, the 3 layers Artificial Neural Network is designed with 2 input neurons, 2 hidden neurons & 1 output neuron. after that model is trained by using a backpropagation algorithm until the model satisfies the predefined error criteria (e) which set 0.01 in this experiment. The learning rate (α) used for this experiment was 0.01. The NN model produces correct output at iteration (p)= 20000 for AND, NAND & NOR gate. For OR & XOR the correct output is predicted at iteration (p)=15000 & 80000 respectively.
Threshold functions and Artificial Neural Networks (ANNs) are known for many years and have been thoroughly analyzed. The primary interest of these paper is to implement the basic logic gates of AND and EXOR by Artificial Neuron Network using Perceptron, and Threshold elements as Neuron output functions. The McCulloch-Pitts neural model was applied as linear threshold gate. The linear threshold gate was used to classify the set of inputs ( 1 , 2) into two classes, which yielded a binary output, . The weighted values Ɯ 1 ,Ɯ 2 , were normalized in the ranges of either (0,1) or (-1,1) and associated with each input line ( 1 , 2), sum is the weighted sum, and T is a threshold constant. With the binary inputs of 1, 2 = 0 or 1, the weights Ɯ 1 ,Ɯ 2 = 1, and an offset-1.5, weighted summation as propagation; the output of the binary AND function unit was defined as = (-1.5 + 1 + 2), with () = 0 ∀ < 0 and () = 1 ∀ ≥ 0.
Design and Performance Analysis of and Gate Using Synaptic Inputs for Neural Network Application
Logic gates are one of the main constituents to design and integrate a chip. With advent of vision and method in neural network, the complexity can be clear alongside this knowledge to a remarkable extent. The intention of this paper is to focus on how to design a perceptron neuron to purpose as an AND gate and to examine its performance. The neural network toolbox in MATLAB is delineated for training, validating and assessing the neural network. The performance of the AND gate using neural network is proved by comparing its results with the results of the generated code for AND gate in MATLAB.
Design and Implementation of Logic Gates using Artificial Neural Networks on FPGA
2017
In this paper, a hardware implementation of artificial neural networks and implementation of logic gates using artificial neural networks on Field Programmable Gate Arrays (FPGA) is presented. A digital system architecture for feed forward multilayer neural network is realized. The parallel structure of a neural network makes it potentially fast for the computation of certain tasks that makes a neural network well suited for implementation in VLSI technology. Then logic gates are implemented using Feed Forward Neural Network. FPGA has been used to reduce the unit neuron hardware by designing the activation function inside the neuron without the need of lookup tables. The whole design is realized using Verilog HDL and is implemented on FPGA.
Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, 2009
The interconnection problem associated with large scale hardwarebased neural networks is well known. A time multiplexed neural network architecture using silicon based quantum devices with MOS/CMOS devices is described and shows significant increased functional density compared to conventional devices.
Designing a 90nm CMOS OR Gate using Artificial Neural Networks (ANNs)
International journal of engineering research and technology, 2021
Over the last few decades, this paper describes a method for simplifying electronic circuits by employing Complementary Metal Oxide Semiconductors (CMOS) transistors and mapping them to similar Artificial Neural Networks (ANNs). The implementation of such circuits in ANN results in software implementation of complicated circuits, which is less expensive than their hardware equivalent. In this research, a multiple layer ANN for the OR gate is utilized to control a previously constructed 90nm CMOS OR gate. Simple artificial neurons replace the transistors used in CMOS. The weights in this ANN are fixed, and negative weights are taken into account for the inverters.