Improving the energy behavior of block buffering using compiler optimizations (original) (raw)
Related papers
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
Compilation techniques for energy reduction in horizontally partitioned cache architectures
2005
Instruction Cache Energy Saving Through Compiler Way-Placement
2008 Design, Automation and Test in Europe, 2008
Compiler support for block buffering
2001
Architectural and compiler techniques for energy reduction in high-performance microprocessors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Power efficient instruction caches for embedded systems
2005
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache
A Compiler-in-the-Loop framework to explore Horizontally Partitioned Cache architectures
2008
Hybrid Compiler and Microarchitecture Technique for Cache Traffic Optimization
9th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT'05), 2005
Energy optimization of multi-level processor cache architectures
Proceedings of the 1995 international symposium on Low power design - ISLPED '95, 1995
An integrated approach for improving cache behavior
2003 Design, Automation and Test in Europe Conference and Exhibition, 2003
[2010] Energy Efficiency Using Loop Buffer based Instruction Memory Organizations
2010 International Workshop on Innovative Architecture for Future Generation High Performance, 2010
2002
Reducing Energy in Instruction Caches by Using Multiple Line Buffers with Prediction
Using dynamic cache management techniques to reduce energy in general purpose processors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Uuniversité de Versailles Saint Quentin Yvelines
2009 11th IEEE International Conference on High Performance Computing and Communications, 2009
Efficacy of Code Optimizations on Cache-Based Processors
1997
Energy benefits of a configurable line size cache for embedded systems
IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.
Proceedings of the 1998 international symposium on Low power electronics and design - ISLPED '98, 1998
International Symposium on System Synthesis (IEEE Cat. No.01EX526), 2001
Automatic tuning of two-level caches to embedded applications
Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004
A highly configurable cache architecture for embedded systems
ACM SIGARCH Computer Architecture News, 2003
Fast, predictable and low energy memory references through architecture-aware compilation
2004