Optimizing the Deep Neural Networks by Layer-Wise Refined Pruning and the Acceleration on FPGA (original) (raw)

Accelerating Deep Neural Networks Using FPGA

Esraa Adel

2018 30th International Conference on Microelectronics (ICM), 2018

View PDFchevron_right

Fast Convolutional Neural Networks in Low Density FPGAs Using Zero-Skipping and Weight Pruning

Rui Policarpo Duarte

Electronics

View PDFchevron_right

Accelerator-Aware Pruning for Convolutional Neural Networks

Hyeong-Ju Kang

2020

View PDFchevron_right

Accelerating Deep Neural Networks implementation: A survey

Mariem Dhouibi

IET Computers & Digital Techniques, 2021

View PDFchevron_right

Novel Pruning Techniques in Convolutional-Neural Networks

Hritik Dahiya

International Journal of Engineering and Advanced Technology, 2020

View PDFchevron_right

Pruning Filters while Training for Efficiently Optimizing Deep Learning Networks

priyadarshini panda

2020 International Joint Conference on Neural Networks (IJCNN), 2020

View PDFchevron_right

Acceleration of Deep Convolutional Neural Networks Using Adaptive Filter Pruning

Vinay Kumar Verma

IEEE Journal of Selected Topics in Signal Processing, 2020

View PDFchevron_right

Methods for Pruning Deep Neural Networks

Sunil Vadera

IEEE Access

View PDFchevron_right

Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA

Sarma Vrudhula

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018

View PDFchevron_right

Customizing Low-Precision Deep Neural Networks for FPGAs

Michaela Blott

2018 28th International Conference on Field Programmable Logic and Applications (FPL), 2018

View PDFchevron_right

RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs

Chang Wu

IEEE Access, 2021

View PDFchevron_right

Accelerating and pruning CNNs for semantic segmentation on FPGA

Sreetama Sarkar, Saptarshi Mitra

Proceedings of the 59th ACM/IEEE Design Automation Conference

View PDFchevron_right

Channel Pruning for Accelerating Very Deep Neural Networks

Yihui He

View PDFchevron_right

Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays

Anchit Bijalwan

Computational Intelligence and Neuroscience, 2022

View PDFchevron_right

Optimizing Accelerator on FPGA for Deep Convolutional Neural Networks

Leo Wang

Algorithms and Architectures for Parallel Processing, 2020

View PDFchevron_right

Retraining-Free Methods for Fast On-the-fly Pruning of Convolutional Neural Networks

Amir Ashouri

Neurocomputing

View PDFchevron_right

Partition Pruning: Parallelization-Aware Pruning for Deep Neural Networks

Masoomeh Jasemi

2019

View PDFchevron_right

Hardware-aware Pruning of DNNs using LFSR-Generated Pseudo-Random Indices

Foroozan Karimzadeh

2019

View PDFchevron_right

A Fast Method to Fine-Tune Neural Networks for the Least Energy Consumption on FPGAs

Mohammad Ebrahimabadi

2021

View PDFchevron_right

Pruning Deep Convolutional Neural Networks Architectures with Evolution Strategy

Gary Yen

Information Sciences, 2021

View PDFchevron_right

A Novel Design of Adaptive and Hierarchical Convolutional Neural Networks using Partial Reconfiguration on FPGA

Mohammad Farhadi

2019 IEEE High Performance Extreme Computing Conference (HPEC), 2019

View PDFchevron_right

Evaluation of FPGA Acceleration of Neural Networks

Sture Oksholm

2023

View PDFchevron_right

On Activation Function Coresets for Network Pruning

Dan Feldman

ArXiv, 2019

View PDFchevron_right

Boosting Convolutional Neural Networks Performance Based on FPGA Accelerator

Rabab A. Hameed

Advances in Intelligent Systems and Computing, 2019

View PDFchevron_right

Deep Learning on FPGAs: Past, Present, and Future

Shawki Areibi

2016

View PDFchevron_right

Pruning Deep Neural Networks with `0-constrained Optimization

Nam Nguyen

2020

View PDFchevron_right

CHIP: CHannel Independence-based Pruning for Compact Neural Networks

Yang Sui

arXiv (Cornell University), 2021

View PDFchevron_right

Field-programmable gate array implementation of efficient deep neural network architecture

International Journal of Electrical and Computer Engineering (IJECE)

International Journal of Electrical and Computer Engineering (IJECE), 2024

View PDFchevron_right

Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?

Randy Huang

Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017

View PDFchevron_right

CNN2Gate: An Implementation of Convolutional Neural Networks Inference on FPGAs with Automated Design Space Exploration

Yvon Savaria

Electronics, 2020

View PDFchevron_right

Implementing Convolutional Neural Networks on FPGA: A Survey and Research

Abdelilah Haijoub

ITM Web of Conferences

View PDFchevron_right