Investigation of the Power–Performance Trade-off in High-Performance Processors (original) (raw)
Related papers
Design Space Exploration of Power Efficient Cache Design Techniques
Advances in Networks and …, 2011
Exploring the limits of leakage power reduction in caches
ACM Transactions on Architecture and Code Optimization, 2005
Energy optimization of multi-level processor cache architectures
Proceedings of the 1995 international symposium on Low power design - ISLPED '95, 1995
On the limits of leakage power reduction in caches
2005
A Survey of Architectural Techniques For Improving Cache Power Efficiency
Reducing power in high-performance microprocessors
Proceedings of the 35th annual conference on Design automation conference - DAC '98, 1998
Power aware design of second level cache for multicore embedded systems
Abu Sayem Mohammad Asaduzzaman 1621403643
Proceedings of the IEEE SoutheastCon 2010 (SoutheastCon), 2010
Reducing Leakage Power in Cache Peripheral Circuits of Embedded Processors
Low Power Electronics and Design, …, 1999
Exploring the potential of architecture-level power optimizations
2005
Power-aware branch prediction: Characterization and design
2004
2002
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 2007
Evaluating Cache Power Dissipation Across Different Process Technologies
Evaluating Cache Power Dissipation Across Different Process Technologies, 2018
Design space exploration of workload-specific last-level caches
Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design - ISLPED '12, 2012
Using dynamic cache management techniques to reduce energy in general purpose processors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Data Cache-Energy and Throughput Models: Design Exploration for Embedded Processors
Power savings in embedded processors through decode filter cache
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002
2000
Architectural and compiler techniques for energy reduction in high-performance microprocessors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors
2000
Power-aware branch prediction techniques
Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04, 2004
Power gating with block migration in chip-multiprocessor last-level caches
2013 IEEE 31st International Conference on Computer Design (ICCD), 2013
Reducing Energy in Instruction Caches by Using Multiple Line Buffers with Prediction
Branch predictor prediction: A power-aware branch predictor for high-performance processors
2002
Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems
IFIP Advances in Information and Communication Technology, 2010
Adaptive techniques for leakage power management in L2 cache peripheral circuits
2008 IEEE International Conference on Computer Design, 2008
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015
Architecture-Level Power Optimization-What Are the Limits
2005