Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (original) (raw)
Related papers
Geometrically constrained parasitic-aware synthesis of analog ICs
SPIE Proceedings, 2005
In order to speed up the design process of analog ICs, iterations between different design stages should be avoided as much as possible. More specifically, spins between electrical and physical synthesis should be reduced for this is a very timeconsuming task: if circuit performance including layout-induced degradations proves unacceptable, a redesign cycle must be entered, and electrical, physical, or both synthesis processes, would have to be repeated. It is also worth noting that if geometric optimization (e.g., area minimization) is undertaken after electrical synthesis, it may add up as another source of unexpected degradation of the circuit performance due to the impact of the geometric variables (e.g., transistor folds) on the device and the routing parasitic values. This awkward scenario is caused by the complete separation of said electrical and physical synthesis, a design practice commonly followed so far. Parasitic-aware synthesis, consisting in including parasitic estimates to the circuit netlist directly during electrical synthesis, has been proposed as solution. While most of the reported contributions either tackle parasitic-aware synthesis without paying special attention to geometric optimization or approach both issues only partially, this paper addresses the problem in a unified way. In what has been called layoutaware electrical synthesis, a simulation-based optimization algorithm explores the design space with geometric variables constrained to meet certain user-defined goals, which provides reliable estimates of layout-induced parasitics at each iteration, and, thereby, accurate evaluation of the circuit ultimate performance. This technique, demonstrated here through several design examples, requires knowing layout details beforehand; to facilitate this, procedural layout generation is used as physical synthesis approach due to its rapidness and ability to capture analog layout know-how.
Symbolic Extraction for Estimating Analog Layout Parasitics in Layout-Aware Synthesis
This paper presents a new layout parasitics extraction paradigm, symbolic extraction, for use in layout-aware analog synthesis methodologies. Unlike traditional post-layout extraction, symbolic extraction extracts layout parasitics in symbolic form from parameterized layouts. As a result, parasitic values can be calculated directly from given circuit and layout parameters. In layout-aware circuit synthesis process, tasks of time-consuming layout re-gerenarion and re-extraction can be replaced by this fast parasitics calculation step. In the paper, we discuss how to integrate symbolic extraction into the existing analog design flow and how symbolic extraction can be implemented.
Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits
Design Automation Conference, 2004
Considering layout effects early in the analog design process is be- coming increasingly important. We propose techniques for estimat- ing parasitic capacitances based on look-up tables and multi-variate linear interpolation. These models enable fast and accurate estima- tion of parasitic capacitances and are very suitable for use in a syn- thesis flow. A layout aware methodology for synthesis of analog
2008 IEEE International Symposium on Circuits and Systems, 2008
We present a methodology for efficient design of analog circuits using an automated simulation based synthesis tool. In this methodology, the designer chooses a suitable circuit topology and defines the performance criteria of the circuit. The synthesis tool provides optimized device dimensions which guarantees that the circuit meets the specified performance criteria across process corners. This methodology is independent of the circuit type (as long as the performance criteria can be quantified and measured from simulation data), the fabrication process being used, and also the circuit simulator of choice. We show that this design methodology reduces the design cycle time by a significant amount and helps analyzing the trade off between different performance criteria. It also helps in analyzing the suitability of several alternative topologies for a given purpose in a short time. In this paper we substantiate this claim with the help of an operational amplifier design.
Supporting analog synthesis by abstracting circuit behavior using a modeling methodology
For analog and mixed-signal circuit design a modeling methodology is needed which is well suited to the requirements of a structured synthesis flow. It ensures that the intended specification is met without over-design. Behavioral models are able to provide circuit level knowledge on higher abstraction levels by including non-idealities and parasitics from the circuit realization, which allows realistic comparison of different architectures. At the same time these models are fast enough to explore design space and optimize specification translation with respect to system performance measures. This paper shows how numerical, analytical, and symbolic methods as part of an integrated modeling methodology are used for model generation, model parameterization, and model refinement in order to improve and accelerate analog circuit synthesis
Generator based approach for analog circuit and layout design and optimization
2011 Design, Automation & Test in Europe, 2011
Layout generation remains a critical bottleneck in analog circuit design. It is especially distracting when re-using an existing design for a similar specification or when transferring a working design to a new technology. This paper presents a new methodology for layout generation of analog circuits that is based on a modular circuit design and a so-called "executable design flow description". This is created once manually and allows to describe the layout in a technology independent and parameterizable manner assuring a consistent view of circuit and layout design. Complex layouts can be created in negligible time, achieving an early involvement of layout effects in the circuit design. Furthermore, the parameterization of the design description allows simplified technology transfer and seamless access to sizing tools.
ALSYN: flexible rule-based layout synthesis for analog IC's
IEEE Journal of Solid-State Circuits, 1993
Absfract-In this paper ALSYN (Analog Layout SYNthesis), a new tool that synthesizes layout from netlist-level descriptions for a broad range of analog integrated circuits, is presented. User-defined rules derive partitioning and other control information, based on parameters and topology of the circuit. Equivalent control information can also be set individually, e.g., supplied in the input netlist by preceding circuit synthesis or during interactive usage of the synthesis system. This flexible concept enables designers to incorporate their own reusable knowledge into the synthesis process and to explore design space with the assistance of ALSYN. A flexible module generator environment and easy technology database access offer support for extending the library of parameterized layout primitives with variable shapes. Fast tools for constructive placement, using the MinCut/slicing tree approach, and for maze-style routing and postprocessing, offer various means to cope with the individual requirements of most analog applications. where he is engaged in the design of integrated analog CMOS circuits. His current interests are the design of custom analog/digital CMOS circuits, sensor electronics, and analog design automation.
A set of device generators for analogue and mixed-signal layout synthesis
VLSI: Integrated Systems on Silicon, 1997
The layout synthesis of analog circuits remains today a complex task difficult to automate. Various strategies are used, from a completely full-custom design up to an automated synthesis taking into account analog constraints. One popular technique developed to help the analog layout synthesis is the use of procedural design of basic cells. These cells are afterwards assembled either manually or using other CAD tools. The device generators described in this paper are developed to enhance layout design productivity of analog cells. These generators are written in language Skill for the Opus-Cadence framework. They cover the most common devices: resistors, capacitors, inductors, various transistor shapes, differential pairs and current sources. The context and the objectives of this work, the development strategy and the main functionalities are presented. Finally, an example is given. These generators have been successfully used to design several circuits.
From analog design description to layout: a new approach to analog silicon compilation
1989 Proceedings of the IEEE Custom Integrated Circuits Conference, 1989
This paper describes a new approach to the silicon compilation of analog functional blocks; an algorithmic approach is adopted for the compiler and its structural components including the synthesis, analog physical assembly, analog module generation, and device compilation The approach is motivated by the need to aid the designer in assembling analog subsystems from a description of the design and parametrized leaf cells/operators. The results from an implementation that is being developed to compile high performance, medium speed sample data systems in BiCMOS technology are presented.
AMGIE-A synthesis environment for CMOS analog integrated circuits
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2001
A synthesis environment for analog integrated circuits is presented that is able to drastically increase design and layout productivity for analog blocks. The system covers the complete design flow from specification over topology selection and optimal circuit sizing down to automatic layout generation and performance characterization. It follows a hierarchical refinement strategy for more complex cells and is process independent. The sizing is based on an improved equation-based optimization approach, where the circuit behavior is characterized by declarative models that are then converted in a sequential design plan. Supporting tools have been developed to reduce the total effort to set up a new circuit topology in the system's database. The performance-driven layout generation tool guarantees layouts that satisfy all performance constraints. Redesign support is included in the design flow management to perform backtracking in case of design problems. The experimental results illustrate the productiveness and efficiency of the environment for the synthesis and process tuning of frequently used analog cells.