CDVS: STM Detector Hw accelerator feasibility study and demonstrator (original) (raw)
CDVS: STM Detector Hw accelerator feasibility study and demonstrator
2013
Abstract
In order to validate feasibility of HW acceleration for interest point detection, one of the most computational intensive part of the CDVS pipeline, STM has designed and implemented on FPGA a draft HW accelerator IP and demonstration is provided
Gian Domenico Licciardo hasn't uploaded this paper.
Let Gian Domenico know you want this paper to be uploaded.
Ask for this paper to be uploaded.