Architectures for low power ultra-wideband radio receivers in the 3.1-5GHz band for data rates < 10Mbps (original) (raw)
Related papers
A study of low-power ultra wideband radio transceiver architectures
2005
Abstract The paper studies low-power ultra wideband (UWB) transceiver architectures. First, three different architectures for the impulse-radio UWB transceiver are studied, while investigating the power-performance tradeoffs. The paper illustrates that a more power-efficient architecture should perform part of the signal processing in the analog-domain. Next, the multiband UWB transceiver is studied and power-efficient circuits for the front-end of the UWB transceiver are presented.
Design considerations for low-power ultra wideband receivers
2005
Abstract This paper studies design considerations for low-power ultra wideband (UWB) receiver architectures. First, three different architectures for the impulse-radio UWB transceiver are studied, while investigating the power-performance trade-offs. As is elaborated in the paper, a more power-efficient architecture should undertake part of the signal processing in the analog-domain. Next, the multiband UWB transceiver is studied and power-efficient circuits for the front-end of the UWB transceiver are presented.
A low-power, low data-rate, Ultra-wideband receiver architecture for indoor wireless systems
2008
In this paper, a novel architecture for a low data-rate, low-power consumption Impulse Radio (IR) Ultra-Wideband (UWB) receiver is presented. The received UWB signal is first downconverted to an intermediate frequency (IF). A criterion based on the average bit error rate (BER) will be used to optimize the IF. Using an IF instead of a downconversion to baseband removes the requirement to implement paths for the inphase and the quadrature components and hence allow to reduce the power consumption. The signal at IF is converted to the digital domain by a set of 24 Redundant Signed Digit (RSD) Analog to Digital Converters (ADCs). The digitized signal is correlated with a predefined template and finally fed to the bit detector. The BER performance of the proposed receiver is evaluated using simulations in 802.15.3a multipath channels. Finally, the expected power consumption for the implementation of the receiver using a CMOS process is provided.
Digital architecture for an ultra-wideband radio receiver
2003
This paper presents analysis of a digital Ultrawideband (UWB) radio receiver operating in the 3.1 GHz to 10.6 GHz band. Analog to digital converter (ADC) bit precision is analyzed on two types of UWB signals -OFDM UWB and pulsed UWB -all in the presence of Additive White Gaussian Noise (AWGN) and a narrowband interferer in the channel. This paper shows how probability of error and the bit resolution of the ADC can be scaled depending on the Signal to Noise Ratio (SNR), Signal to Interference Ratio (SIR), and the type of UWB signal. It also includes considerations on timing recovery for pulsed UWB.
Analysis and design of low power CMOS ultra wideband receiver
2009
This research concentrates on the design and analysis of low power ultra wideband receivers for Multiband Orthogonal Frequency Division Multiplexing systems. Low power design entails different performance tradeoffs, which are analyzed. Relationship among power consumption, achievable noise figure and linearity performance including distortion products (cross-modulation, inter-modulation and harmonic distortion) are derived. From these relationships, circuit design proceeds with allocation of gain among different sub circuit blocks for power optimum system. A power optimum RF receiver front-end for MB-OFDM based UWB systems is designed that covers all the MB-OFDM spectrum between 3.1 GHZ to 9.6 GHZ. The receiver consists of a low-noise amplifier, down-converter, channel select filter and programmable gain amplifier and occupies only 1mm 2 in 0.13um CMOS process. Receiver consumes 20 mA from a 1.2 V supply and has the measured gain of 69db, noise figure less than 6 dB and input IIP 3 ...
19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006
This paper presents the power and performance analysis of a digital, direct sequence ultra-wideband (DS-UWB) receiver operating in the 3 to 4 GHz band. The signal to noise and distortion ratio (SNDR) and bit error rate (BER) were evaluated with varying degrees of front-end linearity and analog to digital converter (ADC) accuracy. The analysis and simulation results indicate two or more ADC bits are required for reliable data reception in the presence of strong interference and intermodulation distortion. In addition to BER performance, power consumption of different hardware configurations is also evaluated to form the cost function for evaluating design choices. The combined power and performance analysis indicates that starting with one-bit ADC resolutions, a substantial gain in reliability can be attained by increasing ADC resolution to two-bits or more. When the ADC resolution improves beyond three bits , front-end linearization achieves similar BER improvements to increasing the ADC accuracy, at a fraction of the power cost. As a result, linear front-end designs become significant only when high precision ADCs are utilized.
A CMOS Ultra-Wideband Receiver for Low Data-Rate Communication
IEEE Journal of Solid-state Circuits, 2007
A low-power impulse-radio ultra-wideband receiver is demonstrated for low data-rate applications. A topology selection study demonstrates that the quadrature analog correlation is a good receiver architecture choice when energy consumption must be minimized. The receiver operates in the 3.1-5 GHz band of the UWB FCC spectrum mask on channels of 500 MHz bandwidth. The pulse correlation operation is done in the analog domain in order to reduce the ADC sampling speed down to the pulse repetition rate, thereby reducing the power consumption. The receiver comprises a low-noise amplifier with full on-chip matching network, an RF local oscillator generation, two quadrature mixers, two analog baseband chains followed by two ADCs, and a clock generation network. The receiver is implemented in 0.18 m CMOS technology and achieves 16 mA power consumption at 20 Mpulses/s pulse repetition rate. . The work of M. Verhelst was supported by a fellowship from the Fund for Scientific Research-Flanders (Belgium) (FWO-Vlaanderen) J. Ryckaert and P. Wambacq are with IMEC, 3001 Leuven Belgium, and also with Vrije Universiteit Brussel, 1050 Elsene, Belgium (e-mail: ryckj@imec.be).
The art and science of Low-Power Ultra Power Wideband Radio Transmitter
-Ultra-wideband (UWB) is a new wireless technology that uses narrow pulses to transmit information. Implementing an "all-digital” UWB receiver has numerous potential benefits ranging from low- cost & ease- of- design to flexibility. UWB technology is at present defined by the FCC as any wireless transmission scheme that occupies a fractional bandwidth (BW/fc 20% (where BW is the transmission bandwidth and fc is the band center frequency), or more than 500 MHz of absolute bandwidth. A flexible design allows the generation of a large variety of UWB signals fully compatible with the ones used in real experiments in resent state-of-the-art. Flexibility & high degree of programmability of the mixed signal system allows also to compensate for non ideal effects of building blocks through a digital calibration
International Journal of Electrical and Computer Engineering (IJECE), 2023
The ultra-wideband (UWB) technology is a promising short-range communication technology for most wireless applications. The UWB works at higher frequencies and is affected by interferences with the same frequency standards. This manuscript has designed an efficient and lowcost implementation of IEEE 802.15.4a-based UWB-digital transceiver (DTR). The design module contains UWB transmitter (TX), channel, and UWB-receiver (RX) units. Convolutional encoding and modulation units like burst position modulation and binary phase-shift keying modulation are used to construct the UWB-TX. The synchronization and Viterbi decoder units are used to recover the original data bits and are affected by noise in UWB-RX. The UWB-DTR is synthesized using Xilinx ISE ® environment with Verilog hardware description language (HDL) and implemented on Artix-7 field-programmable gate array (FPGA). The UWB-DTR utilizes less than 2% (slices and look-up table/LUTs), operates at 268 MHz, and consumes 91 mW of total power on FPGA. The transceiver achieves a 6.86 Mbps data rate, which meets the IEEE 802.15.4a standard. The UWB-DTR module obtains the bit error rate (BER) of 2×10-4 by transmitting 105 data bits. The UWB-DTR module is compared with similar physical layer (PHY) transceivers with improvements in chip area (slices), power, data rate, and BER.
Ultra-low-power UWB for sensor network applications
2008
Long distance, low data-rate UWB communication for sensor network applications requires a highly energy efficient transceiver combined with circuit and system-level optimizations to maximize range. A custom pulsed-UWB transceiver chipset in 90nm CMOS is presented that targets these aggressive specifications. The transceiver efficiently communicates at data rates from 0-to-16.7Mbps in three 550MHz-wide channels in the 3.1 to 5GHz band by using pulse position modulation (PPM). The transmitter uses an all-digital architecture and calibration technique to synthesize pulses with programmable width and center frequency. The non-coherent receiver operates at 0.65V and performs channel selection filtering, energy detection, and bit-slicing. As FCC regulations limit the maximum transmit power of UWB communication, a run-length limiting technique is presented to reduce energy requirements when maximizing range at low data rates.