A verification scheme for pipelined vector architectures (original) (raw)

Eighteenth Convention of Electrical and Electronics Engineers in Israel, 1995

Abstract

As a means for improving performance, advanced vector processors use an extension of pipelining, called vector chaining, whereby the execution of independent instructions is overlapped. The complexity of vector chaining architectures, together with their inherent parallelism and asynchrony, renders their verification extremely difficult. This paper presents an efficient simulation-based scheme for verifying such architectures. The scheme presented here can be

Daniel Geist hasn't uploaded this paper.

Let Daniel know you want this paper to be uploaded.

Ask for this paper to be uploaded.