Experimental and theoretical analysis of scaling issues in dual-bit discrete trap non-volatile memories (original) (raw)
Related papers
Silicon nanocrystal non-volatile memory for embedded memory scaling
Microelectronics Reliability, 2007
Influence of silicon nanocrystal size and density on the performance of non-volatile memory arrays
Solid-State Electronics, 2005
Nonvolatile Silicon Memory at the Nanoscale
MRS Bulletin, 2004
Back Side Charge Trapping Nano-Scale Silicon Non-Volatile Memories
2005
Silicon nanocrystal based memory devices for NVM and DRAM applications
Solid-State Electronics, 2004
IEEE Transactions on Device and Materials Reliability, 2004
Trap Layer Engineered Gate-All-Around Vertically Stacked Twin Si -Nanowire Nonvolatile Memory
2007 IEEE International Electron Devices Meeting, 2007
Silicon-on-insulator non-volatile memories with second-bit effect
Journal of Computational Electronics, 2006
Dependence of the programming window of silicon-on-insulator nanocrystal memories on channel width
Applied Physics Letters, 2005
Peculiar aspects of nanocrystal memory cells: data and extrapolations
IEEE Transactions On Nanotechnology, 2003
IEEE Transactions on Electron Devices, 2000
Scaling of nonvolatile memories to nanoscale feature sizes
Materials Science-poland, 2007
Si Nanocrystal memories: from materials to device characteristics
Nanocrystal Non-Volatile Flash Memory Devices: A Simulation Study
IEEE Transactions on Electron Devices, 2012
Solid-State Electronics, 2004
IEEE Transactions on Nanotechnology, 2005
IEEE Transactions on Electron Devices, 2011
Parasitic memory effects in shallow-trench-isolated nanocrystal memory devices
Solid-state Electronics, 2007
Subthreshold behavior of dual-bit nonvolatile memories with very small regions of trapped charge
IEEE Trans. Nanotechnology, 2006
How to improve the silicon nanocrystal memory cell performances for low power applications
CAS 2012 (International Semiconductor Conference), 2012
Localized charge storage in nanocrystal memories: feasibility of a multi-bit cell
Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710), 2003
2009
Scalability of split-gate charge trap memories down to 20nm for low-power embedded memories
2011 International Electron Devices Meeting, 2011
On the occurence of few electron phenomena in ultra-scaled Silicon nano-cristal memories
Microelectronic Engineering, 2008
IEEE Transactions On Nanotechnology, 2005
Electrostatic effect of localised charge in dual bit memory cells with discrete traps
Solid-State Device Research Conference , 2004
A new approach for two-terminal electronic memory devices - Storing information on silicon nanowires
Scientific Reports, 2016
Nanometer-scale two-terminal semiconductor memory operating at room temperature
Applied Physics Letters, 2005