Convolution engine (original) (raw)
Related papers
CARLA: A Convolution Accelerator With a Reconfigurable and Low-Energy Architecture
IEEE Transactions on Circuits and Systems I: Regular Papers
YaConv: Convolution with Low Cache Footprint
ACM Transactions on Architecture and Code Optimization
Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip
2020
Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
EcoFlow: Efficient Convolutional Dataflows for Low-Power Neural Network Accelerators
2022
Communication-Minimizing 2D Convolution in GPU Registers
An FPGA-based Solution for Convolution Operation Acceleration
arXiv (Cornell University), 2022
14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks
2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016
Extensible Embedded Processor for Convolutional Neural Networks
Sci. Program., 2021
Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks
IEEE Micro
An Energy-Efficient Accelerator Architecture with Serial Accumulation Dataflow for Deep CNNs
2020 18th IEEE International New Circuits and Systems Conference (NEWCAS), 2020
A high-performance fully reconfigurable FPGA-based 2D convolution processor
p-im2col: Simple Yet Efficient Convolution Algorithm With Flexibly Controlled Memory Overhead
Optimally Scheduling CNN Convolutions for Efficient Memory Access
ArXiv, 2019
Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators
IEEE Micro, 2017
2020 IEEE Southwest Symposium on Image Analysis and Interpretation (SSIAI), 2020
On the AER convolution processors for FPGA
ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, 2010
The Design and Implementation of Convolution into FPGA.
International Journal of Engineering Sciences & Research Technology, 2014
Journal of Low Power Electronics and Applications
A Simple Method to Reduce Off-chip Memory Accesses on Convolutional Neural Networks
ArXiv, 2019
MulNet: A Flexible CNN Processor With Higher Resource Utilization Efficiency for Constrained Devices
IEEE Access, 2019
2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016
A Multithreaded CGRA for Convolutional Neural Network Processing
Circuits and Systems, 2017
Comparing Energy Efficiency of CPU, GPU and FPGA Implementations for Vision Kernels
Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse
2019
A memory based architecture for real-time convolution with variable kernels
Design Exploration of Machine Learning Data-Flows onto Heterogeneous Reconfigurable Hardware
Anais do XXI Simpósio em Sistemas Computacionais de Alto Desempenho (WSCAD 2020), 2020
Cnp: An fpga-based processor for convolutional networks
… Programmable Logic and …, 2009
A streaming accelerator of Convolutional Neural Networks for resource-limited applications
IEICE Electronics Express, 2019
High Performance and Portable Convolution Operators for Multicore Processors
2020 IEEE 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2020
An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks
2015