A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications (original) (raw)
Related papers
A reconfigurable systolic array SoC design for multicarrier wireless applications
2008
IJERT-Hardware Optimization For Reconfigurable Polyphase FFT Design in SDR
International Journal of Engineering Research and Technology (IJERT), 2013
Configurable Universal Processing Module for DSP Cellular Arrays
Nabil El Ghali, Michael Corinthios
Signal & Image Processing : An International Journal (SIPIJ), AIRCC, 2013
Signal & Image Processing : An International Journal, 2013
A reconfigurable architecture for the FFT operator in a software radio context
2006 IEEE International Symposium on Circuits and Systems, 2006
Reconfigurable FPGA-Based FFT Processor for Cognitive Radio Applications
Lecture Notes in Computer Science, 2016
ACM SIGARCH Computer Architecture News, 2013
Dynamically reconfigurable FFT processor for flexible OFDM baseband processing
2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2016
FPGA implementation of a re-configurable fft for multi-standard systems in software radio context
IEEE Transactions on Consumer Electronics, 2000
On the Design of a Reconfigurable Radio Processor Using FPGA
International Journal of Computer Theory and Engineering, 2014
2003
Fast Performance Pipeline Re-Configurable FFT Processor Based on Radix-22 for Variable Length N
International Journal of Electrical and Electronic Engineering & Telecommunications, 2019
Design of Reconfigurable FFT for Wireless Communication Application
Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture
IEICE Transactions on Electronics, 2010
A Novel Architecture for Different DSP Applications Using Field Programmable Gate Array
International Journal of Microelectronics Engineering (IJME)
Reconfigurable N-Point FFT Processor Design For OFDM System
2015
Sergio Saponara, Dionysios Reisis
Circuits, Systems, and Signal Processing, 2012
DESIGN & FPGA IMPLEMENTATION OF RECONFIGURABLE FIR FILTER ARCHITECTURE FOR DSP APPLICATIONS
International Journal of Engineering Research and Technology (IJERT), 2014
2010
Microprocessors and Microsystems, 2018
A reconfigurable FFT architecture for variable-length and multi-streaming OFDM standards
Proceedings - IEEE International Symposium on Circuits and Systems, 2013
A Novel Low-Power Reconfigurable FFT Processor
2005 IEEE International Symposium on Circuits and Systems, 2005
IJERT-Reconfigurable MDC Architecture Based FFT Processor
International Journal of Engineering Research and Technology (IJERT), 2014
FPGA based Reconfigurable 2D FFT System
AL-Rafdain Engineering Journal (AREJ)
Reconfigurable Signal Processing and Hardware Architecture for Broadband Wireless Communications
EURASIP Journal on Wireless Communications and Networking, 2005
A Review on Reconfigurable Fourier and Fermat Transforms for Software Radios.
International Journal of Engineering Sciences & Research Technology, 2014
Proceedings of the conference on Design, automation and test in Europe - DATE '08, 2008
Towards a reconfigurable FFT : application for digital communication systems
BiblioBoard Library Catalog (Open Research Library), 2011
Electronics Letters, 2020
A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications
2011 17th International Conference on Digital Signal Processing (DSP), 2011
MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013
A Reconfigurable “SFMD Architecture” For a Class of Signal Processing Applications
A systolic array architecture for the discrete sine transform
IEEE Transactions on Signal Processing, 2002