Semiempirical Model for IC Interconnects Considering the Coupling Between the Signal Trace and the Ground Plane (original) (raw)
2018, Circuits, Systems, and Signal Processing
A semiempirical, piecewise-defined, and physical model for integrated circuit interconnects is presented. The proposed model accurately represents the corresponding frequency-dependent resistance, and self-and mutual inductances while also accounting for the eddy currents induced in the ground metal layer. For the model implementation, different frequency regions where the resistance, and the self-and mutual inductances exhibit different trends due to the variation in the effective area where the current is flowing are identified, as well as the corresponding transitional frequencies. Experimental results performed to on-chip test structures fabricated on an RF-CMOS technology are used to validate the proposed model up to 40 GHz. Keywords Series resistance • Mutual inductance • On-chip interconnects • Ground plane • Integrated circuits • VLSI B Mónico Linares-Aranda
Sign up for access to the world's latest research.
checkGet notified about relevant papers
checkSave papers to use in your research
checkJoin the discussion with peers
checkTrack your impact
Related papers
A Wideband Scalable and SPICE-Compatible Model for On-Chip Interconnects Up to 110 GHz
IEEE Transactions on Microwave Theory and Techniques, 2008
A fully scalable and SPICE compatible wideband model of on-chip interconnects valid up to 110 GHz is presented in this paper. The series branches of the proposed multisegment model consist of an ladder network to capture the skin and proximity effects, as well as the substrate skin effect. Their values are obtained from a technique based on a modified effective loop inductance approach and complex image method. A CG network is used in the shunt branches of the model, which accounts for capacitive coupling through the oxide and substrate loss due to the electrical field, as well as the impact of dummy metal fills. The values of these elements are determined by analytical and semiempirical formulas. The model is validated by a full-wave electromagnetic field solver, as well as measurements. The simulated -parameters of the model agree well with the measured -parameters of on-chip interconnects with different widths and lengths over a wide frequency range from dc up to 110 GHz.
A new closed-form expressions to calculate frequency-dependent distributed inductance and the associated distributed series resistance of single interconnect on a lossy silicon substrate (CMOS technology) are presented. The proposed analytic model for series impedance is based on a self-consistent field method and the vector magnetic potential equation. It is shown that the calculated frequency-dependent distributed inductance and the associated resistance are in good agreement with the results obtained from rigorous full wave solutions and CAD-oriented equivalent-circuit modeling approach.
A Modified Model for the Self Inductance of Metal Lines on Si
2009 International Microwave Workshop Series on Signal Integrity and High-Speed Interconnects, 2009
The effects of the self inductance associated with interconnection lines in integrated circuits have become extremely important when judging the performance of RF circuits, and thus, its modeling and characterization is an ongoing effort worldwide. This paper aims to contribute to this effort, proposing a modified model that is both simple and physically based, to calculate the self inductance of the metal lines used in modern IC designs. Most of the published models and techniques were analyzed and compared to experimental data, and one of these was modified to take into account the rectangular geometry of interconnect lines, showing a much better agreement with experiment. Interconnect lines designed for this purpose were fabricated using a standard CMOS process (AMIS 0.35pm), and measured in the frequency range from 40MHz to 50GHz.
Accurate and scalable RF interconnect model for silicon-based RFIC applications
IEEE Transactions on Microwave Theory and Techniques, 2005
A new figure of merit, intrinsic factor for interconnects, is proposed to provide insights as to how back-end metallization influences the performance of radio frequency integrated circuits. An accurate and scalable double-radio frequency interconnect model, continuous across physical dimensions of width and length, is presented to demonstrate reliable predictions of interconnect characteristics up to 10 GHz. Using this interconnect model in gigahertz amplifier and voltage-controlled oscillator circuit simulations yields excellent correlations between simulated and on-wafer measured circuit results.
Inductance characterization of small interconnects using test-signal method
VLSI Design, 2000. Thirteenth …, 2000
The test signal method can be used to measure and model inductance parameters (self and mutual) of a very small interconnect especially in highdensity IC's by using a test signal (of small known amplitude and frequency) and a D.C. signal along with a Differential circuit.
Equivalent circuit model of on-wafer CMOS interconnects for RFICs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
This paper investigates the properties of the on-wafer interconnects built in a 0.18-m CMOS technology for RF applications. A scalable equivalent circuit model is developed. The model parameters are extracted directly from the on-wafer measurements and formulated into empirical expressions. The expressions are in functions of the length and the width of the interconnects. The proposed model can be easily implemented into commercial RF circuit simulators. It provides a novel solution to include the frequency-variant characteristics into a circuit simulation. The silicon-verified accuracy is proved to be up to 25 GHz with an average error less than 2%. Additionally, equivalent circuit model for longer wires can be obtained by cascading smaller subsections together. The scalability of the propose model is demonstrated.
Highly accurate quasi-static modeling of coupled interconnects in CMOS technology
Analog Integrated Circuits and Signal Processing, 2002
A new analytic model is presented (the model is based on the induced current density distribution inside silicon substrate) to calculate frequency dependent mutual inductance and resistance per unit length of coupled on-chip interconnects in CMOS technology. The validity of the proposed model has been checked by a comparison with a quasi-TEM spectral domain numerical simulation and equivalent-circuit modeling procedure. It is found that the silicon semiconducting substrate skin effect must be considered for the accurate prediction of the high-frequency characteristics of VLSI interconnects.
Microelectronic Engineering, 2002
A new analytic model is presented to calculate the frequency-dependent distributed self and mutual inductance and the associated distributed series resistance of silicon semiconducting IC interconnects. The method is based on the induced current density distribution inside silicon substrate. The validity of the proposed model has been checked by a comparison with a quasi-TEM spectral domain approach and equivalent-circuit modeling procedure. It is found that the silicon semiconducting substrate skin effect must be considered for the accurate prediction of the high-frequency characteristics of IC interconnects.
Loading Preview
Sorry, preview is currently unavailable. You can download the paper by clicking the button above.