A Serial High-Speed Satellite Communication CODEC: Design and Implementation of a SpaceFibre Interface (original) (raw)
Related papers
Aerospace, 2019
SpaceFibre is an upcoming on-board high-speed communication protocol for space applications. It has been developed in collaboration with the European Space Agency to answer the growing data-rate requirement of satellite payloads such as Synthetic Aperture Radars or hyper-spectral imagers. SpaceFibre offers a complete set of features (i.e., Fault Detection, Isolation and Recovery, and Quality of Service) that guarantees robust communication at the price of higher complexity. This article proposes an innovative modified implementation of the SpaceFibre standard: R-SpaceFibre. It has been designed to reduce hardware resources while keeping high data-rate capability and flow control. Attention is given to the trade-off between Data link layer complexity reduction and protocol features. The proposed protocol is particularly suitable in scenarios where very low bit error rate is foreseen and data integrity is not critical, for example in imaging instruments. The main advantage is a reduct...
Aerospace, 2019
The continuous innovation of satellite payloads is leading to an increasing demand of data-rate for on-board satellite networks. In particular, modern optical detectors generate and need to transfer data at more than 1 Gbps, a speed that cannot be satisfied with standardized technologies such as SpaceWire. To fill this gap, the European Space Agency (ESA) is supporting the development of a new high-speed link standard, SpaceFibre. SpaceFibre provides a data-rate higher than 6.25 Gbps, together with the possibility to use multiple Virtual Channels running over the same physical link, each one configurable with flexible Quality of Service parameters. These features make a SpaceFibre network very appealing but also complex to set up in order to achieve the desired end-to-end requirements. To help this process, a Simulator for HIgh-speed Network (SHINe) based on the open-source toolkit OMNeT++ has been developed and is presented in this paper. It supports the simulation of SpaceFibre an...
Improvements in CPU and FPGA Performance for Small Satellite SDR Applications
IEEE Transactions on Aerospace and Electronic Systems, 2017
The ongoing evolution in constellation/formation of CubeS ats along with steadily increasing number of satellites deployed in Lower Earth Orbit (LEO), demands a generic reconfigurable multimode communication platforms. As the number of satellites increase, the existing protocols combined with the trend to build one control station per CubeS at become a bottle neck for existing communication methods to support data volumes from these spacecraft at any given time. This paper explores the S oftware Defined Radio (S DR) architecture for the purposes of supporting multiple-signals from multiple-satelli tes , deploying mobile and/or distributed ground station nodes to increase the access time of the spacecraft and enabling a future S DR for Distributed S atellite S ystems (DSS). Performance results of differing software transceiver blocks and the decoding success rates are analysed for varied symbol rates over different cores to inform on bottlenecks for Field Programmable Gate Array (FPGA) acceleration. Further, an embedded system architecture is proposed based on these results favouring the ground station which supports the transition from single satellite communication to multi-satellite communications. Index Terms-Central Processing Unit (CPU), Field Programmable Gate Array (FPGA), S atellite communication, S oftware Defined Radio (S DR), S ystem-on-chip (S oC). I. INTRODUCTION MALL satellites are fast becoming a way to perform scientific and technological missions more affordably due to reduced build time, more frequent launch opportunities, larger variety of missions, more rapid expansion of the technical and/or scientific knowledge base and greater involvement of small industries/universities [1, 2]. Furthermore, there is an ongoing evolution of multiple small satellite scenarios such as FLOCK-1 [3], QB50 [4], Autonomous Assembly of a Reconfigurable Space Telescope (AAReST) [5], Surrey Training Research and Nano-Satellite Demonstrator (STRaND-2) [6] and Edison Demonstration of Smallsat Network (EDSN) [7]. The objectives of these missions are very ambitious and are driven by new complexities which require multi-mode operation of wireless transceivers [8].
Implimentation of SpaceWire Standard in SpaceWire CODEC using VHDL
Spacewire is a relatively new data communication standard, specifically developed for space use. It has been used in various mission of ESA, NASA; the current example is Lunar Reconnaissance Orbiter (LRO). Use of standard interface can reduce the integration cost and allows reusability of developed product across several missions. SpaceWire codec that encodes the user data in SpaceWire protocol format and decodes the SpaceWire protocol format data has been developed using VHDL at register transfer level. Use of HDL based development instead of chip based solution will help to achieve miniaturize design as the HDL development can be implemented in the same FPGA which is used for other functions of a given circuit block. One major limitation factor of standard asynchronous interfaces is the limitation on the accuracy and precision with which time synchronization between two subsystems can be achieved. Spacewire has provision for time codes to achieve some degree of isochronous operation. Using SpaceWire in the nominal way provides accuracy of synchronization depends on the transmitted clock frequency.
Optimization of error correcting codes in FPGA fabric onboard cube satellites
2019
The harmful effects of radiation on electronics in space is a difficult problem for the aerospace industry. Radiation can cause faults in electronics systems like memory corruption or logic flips. One possible solution to combat these effects is to use FPGAs with radiation mitigation techniques. The following Masters of Science thesis details the design and testing of a radiation tolerant computing system at MSU. The computer is implemented on a field programmable gate array (FPGA), the reconfigurable nature of FPGAs allows for novel fault mitigation techniques on commercial devices. Some common fault mitigation techniques involve triple modular redundancy, memory scrubbing, and error correction codes which when paired with the partial reconfiguration. Our radiation tolerant computer has been in development for over a decade at MSU and is continuously being developed to expand its radiation mitigation techniques. This thesis will discuss the benefits of adding error correcting codes...
Bundle protocol implementation for satellite applications
Journal of Critical Reviews, 2019
In the paper entitled "FPGA Implementation of Space Qualified Bundle Protocol for Satellite Communication" a CCSDS proposed Bundle Protocol for delay / disruption tolerant networks in space is designed. The paper presents software coding and hardware implementation of Bundle Protocol using VHDL programming and its implementation on Xilinx Vertex 4 xc4vfx60 Field Programmable Gate Array (FPGAs). The existing TCP /IP based Internet protocols have many assumptions built into their architecture which make them not suitable for space. Compared to the present Internet architecture, delay / disruption tolerant networking (DTN) technology uses store and forward paradigm for latency as long as a year, persistent storage of protocol data units, custody transfer and self delimiting numeric values (SDNV) encoding scheme to minimize the transmission bandwidth. The proposed methodology in this paper is useful in highly stressed communications in space environments especially those with long link delay, intermittent connectivity, network partitions, frequent link disruptions and fewer node resources. The main focus of this paper is to design and demonstrate a three node test set up delay and disruption tolerant network lacking end-to-end connectivity, asymmetric data rates, variable delays, and high packet error rates.
SpaceWire: a satellite on‐board data‐handling network
Aircraft Engineering and Aerospace Technology, 2001
SpaceWire is a network designed for handling payload data and control information on‐board a spacecraft. It provides a unified, high‐speed, data‐handling infrastructure for connecting together sensors (e.g. optical or radar instruments), processing elements (e.g. digital signal processors), mass‐memory units, downlink telemetry sub‐systems and ground support equipment (GSE). SpaceWire is intended to meet the needs of future, high‐capability space missions. It supports equipment compatibility and re‐use at both the component and sub‐system levels. This paper first considers the key factors that drove the specification of SpaceWire, explaining the particular demands imposed by the space environment. The components of a SpaceWire network are then introduced. The key features of SpaceWire are summarised and the support that SpaceWire provides for fault tolerance is described. Finally a summary is given of the current status of the SpaceWire standard and its application in space missions.
International Journal of Reconfigurable Computing, 2010
Los Alamos has recently completed the latest in a series of Reconfigurable Software Radios, which incorporates several key innovations in both hardware design and algorithms. Due to our focus on satellite applications, each design must extract the best size, weight, and power performance possible from the ensemble of Commodity Off-the-Shelf (COTS) parts available at the time of design. A large component of our work lies in determining if a given part will survive in space and how it will fail under various space radiation conditions. Using two Xilinx Virtex 4 FPGAs, we have achieved 1 TeraOps/second signal processing on a 1920 Megabit/second datastream. This processing capability enables very advanced algorithms such as our wideband RF compression scheme to operate at the source, allowing bandwidth-constrained applications to deliver previously unattainable performance. This paper will discuss the design of the payload, making electronics survivable in the radiation of space, and te...
Sensors, 2019
This article presents a complete test equipment for the promising on-board serial high-speed SpaceFibre protocol, published by the European Committee for Space Standardization. SpaceFibre and SpaceWire are standard communication protocols for the latest technology sensor devices intended for on-board satellites and spacecrafts in general, especially for sensors based on image acquisition, such as scanning radiometers or star-tracking devices. The new design aims to provide the enabling tools to the scientific community and the space industry in order to promote the adoption of open standards in space on-board communications for current- and future-generation spacecraft missions. It is the first instrument expressly designed for LabVIEW users, and it offers tools and advanced features for the test and development of new SpaceFibre devices. In addition, it supports the previous SpaceWire standard and cross-communications. Thanks to novel cutting-edge design methods, the system complex...
FPGA-based Networking Systems for High Data-rate and Reliable In-vehicle Communications
2007 Design, Automation & Test in Europe Conference & Exhibition, 2007
The amount of electronic systems introduced in vehicles is continuously increasing: X-by-wire, complex electronic control systems and above all future applications such as automotive vision and safety warnings require in-car reliable communication backbones with the capability to handle large amount of data at high speeds. To cope with this issue and driven by the experience of aerospace systems, the SpaceWire standard, recently proposed by the European Space Agency (ESA), can be introduced in the automotive field. The SpaceWire is a serial data link standard which provides safety and redundancy and guarantees to handle data-rates up to hundreds of Mbps. This paper presents the design of configurable SpaceWire router and interface hardware macrocells, the first in state of the art compliant with the newest standard extensions, Protocol Identification (PID) and Remote Memory Access Protocol (RMAP). The macrocells have been integrated and tested on antifuse technology in the framework of an ESA project. The achieved performances of a router with 8 links, 130 Mbps data-rate, 1.5 W power cost, meet the requirements of future automotive electronic systems. The proposed networking solution simplifies the connectivity, reducing also the relevant volume and mass budgets, provides network safety and redundancy and guarantees to handle very high bandwidth data flows not covered by current standards as CAN or FlexRay.