Inductor shielding strategies to protect mmW LC-VCOs from high frequency substrate noise (original) (raw)
Related papers
A comparison between grounded and floating shield inductors for mmW VCOs
2010 Proceedings of ESSCIRC, 2010
A floating-shield inductor implemented in CMOS process is compared with a conventional patterned ground shield inductor for the implementation of a LC voltage controlled oscillator (VCO) operating at mmW frequencies. In this work it is shown how the floating-shield inductor achieves higher quality factor and provides a better isolation for substrate-coupled high-frequency interferences.
Effect of high frequency substrate noise on LC-VCOs
2010 53rd IEEE International Midwest Symposium on Circuits and Systems, 2010
This paper presents an experimental analysis of the performance degradation of an LC-Voltage Controlled Oscillator (LC-VCO) produced by high frequency noise present in the substrate. The spurs observed are shown to be caused by a frequency pulling mechanism. Based on the theory of injection locked oscillators, a new analytical model to predict the behavior of the LC-VCO under the effect of high frequency substrate noise is presented. The analytical model, which is successfully compared with experimental measurements on a 7 GHz LC-VCO, provides rapid intuition on the relation between spurs and circuit parameters.
Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's
2007 Design, Automation & Test in Europe Conference & Exhibition, 2007
This paper presents a methodology for the analysis and prediction of the impact of wideband substrate noise on a LC-Voltage Controlled Oscillator (LC-VCO) from DC up to Local Frequency (LO). The impact of substrate noise is modeled a priori in a high-ohmic 0.18µm 1P6M CMOS technology and then verified on silicon on a 900MHz LC-VCO. Below a frequency of 10MHz, the impact is dominated by the on-chip resistance of the VCO ground, while above 10MHz the bond wires, parasitics of the on-chip inductor and the PCB decoupling capacitors determine the behavior of the perturbation.
IEEE Journal of Solid-State Circuits, 2000
In mixed analog-digital designs, digital switching noise is an important limitation for the performance of analog and RF circuits. This paper reports a physical model describing the impact of digital switching noise on LC-tank voltage-controlled oscillators (VCOs) in lightly doped substrates. The model takes into account the propagation from the source of substrate noise to the different components in the VCO and the resulting modulation of the oscillator frequency. The model is validated with measurements on a 3.5-GHz LC-tank VCO designed in 0.18-m CMOS. It reveals that for this VCO, impact occurs mainly via the nonideal metal ground lines for lower frequencies and low tuning voltage and via the integrated inductors for higher frequencies and high tuning voltage. To make the design immune to substrate noise, the parasitic resistance of the on-chip ground interconnect has to be kept as low as possible and inductors have to be shielded. Hence, the developed model allows investigating the dominant mechanisms behind the impact of substrate noise on a VCO, which is crucial information for achieving a substrate noise immune design.
IEEE Journal of Solid-State Circuits, 2006
Substrate noise generated by the digital circuits on a mixed-signal IC can severely disturb the analog and RF circuits sharing the same substrate. Simulations at the circuit level of the substrate noise coupling in large systems-on-chip (SoCs) do not provide the necessary understanding in the problem. Analysis at a higher level of abstraction gives much more insight in the coupling mechanisms. This paper presents a physical model to estimate and understand the substrate noise generation by a digital modem, the propagation of this noise and the resulting performance degradation of LC tank VCOs. The proposed linearized model is fast to derive and to evaluate, while remaining accurate. It is validated with measurements on two test structures: a reference design and a design with a p + /n-well (digital) guard ring. Both structures contain a functional 40k gate digital modem and a 0.18 m 3.5 GHz CMOS LC-VCO on a lightly-doped substrate. In both cases, the model accurately predicts the level of the spurious components appearing at the VCO output due to the digital switching activity. The error remains smaller than 3 dB. Finally, we demonstrate how the proposed model enables a systematic and controlled isolation strategy to suppress substrate noise coupling problems. As an example, the model is used to determine suitable dimensions for a digital guard ring.
Phase noise degradation of LC-tank VCOs due to substrate noise and package coupling
Solid-State Circuits European Conference, 2005
The present work addresses the investigation of phase noise degradation of LC-tank VCOs due to realistic digitally originated substrate noise. The dominant mechanisms by which this noise is coupled to the output of the oscillator due to the substrate and the package are analyzed, indicating that both noise at low frequencies and at high frequencies around the oscillation fundamental significantly degrade phase noise.
Purification of inductors and improvement of phase noise in monolithic differential LC-VCOs
AEU - International Journal of Electronics and Communications, 2012
A novel idea for the improvement of phase noise in differential LC-VCOs with no degradation of power consumption is proposed. Being based on purification of inductors to enhance the quality factor (Q), the application of the idea in design of CMOS based Giga Hertz (GHz) range low power and low phase noise monolithic differential LC-VCOs is illustrated and analyzed. Post-layout simulations using CMOS 0.18 m TSMC RF design kit are used for evaluation.
2020
The upcoming fifth generation (5G) network has ushered in mushrooming researches in integrated circuit designs and microelectromechanical systems (MEMS). Since the 5G technologies operate mainly in the millimetre wave (mm-wave) band, developing electronic components which are compatible with this range of frequencies are therefore necessary. This paper presents the design of four novel inductors, applied particularly in low noise amplifiers (LNAs) which operate at 60 GHz to overcome the limitations of the particular process design kit (PDK) in which the provided scalable inductors are characterised at a maximum frequency of 30 GHz. The design is based on Silterra’s 0.13 μm radio frequency complementary metal oxide semiconductor (RF CMOS) process technology. The inductors use ultra-thick metal (UTM) with a copper thickness of 3.3 μm. A mixture of analytical and parametric analyses is utilised in designing the four spiral inductors which can be implemented into the process design kit ...
On the Selection of Passive Elements for Low Phase Noise LC Tank VCO in 65 nm Process
2016 3rd International Conference on Electrical Engineering and Information Communication Technology (ICEEICT), 2016
This paper describes the LC tank design for low phase noise LC VCO on the selection of passive elements. LC tank based VCO is commonly used for the low phase noise performance in most RF applications. Since quality factor of the LC tank is mainly dominated by the quality factor of the passive elements (inductor & capacitor) selection, this work presents the passive elements optimization based on the inductor and varactor optimization. Simulated in 65 nm process, higher Q is obtained for large width and minimum number of turns for the inductor and for the varactor design; the PMOS varactor operating in the depletion and accumulation regions allows large tuning range and less parasitic resistance.
Low-phase-noise 54GHz quadrature VCO and 76GHz/90GHz VCOs in 65nm CMOS process
2014 IEEE Radio Frequency Integrated Circuits Symposium, 2014
This paper presents new circuit topologies and design techniques for low-phase-noise CMOS mmWave Quadrature VCO (QVCO) and VCOs. A transformer coupling with extra phase shift is proposed in QVCO to decouple the tradeoff between phase noise (PN) and phase error and improve the PN performance. This technique is demonstrated in a mmWave QVCO with a measured PN of -119.2dBc/Hz at 10MHz offset of a 56.2GHz carrier and a tuning range of 9.1% (FOM T of -179dBc/Hz). To our best knowledge, this QVCO has the lowest PN at 10MHz offset among all the QVCOs around 50-60GHz frequency range. In addition, an inductive divider feedback technique is proposed in VCO design to improve the transconductance linearity, resulting in larger signal swing and lower PN compared to the conventional LC VCOs. The effectiveness of this approach is demonstrated in a 76GHz VCO and a 90GHz VCO, both fabricated in a 65nm CMOS process, with an FOM T of 173.6dBc/Hz and 173.1dBc/Hz, respectively. Index Terms -VCO, quadrature VCO (QVCO), phase noise, transformer, transconductance linearization.