Lu, Hongjiu - RE: [PATCH] Set PTA_SSSE3 for core2 (original) (raw)

This is the mail archive of the gcc-patches@gcc.gnu.orgmailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Hi,

It looks good to me. Can x86 maintainer take a look?

Thanks.

H.J. hongjiu.lu@intel.com

-----Original Message----- From: Jakub Jelinek [mailto:jakub@redhat.com] Sent: Thursday, February 01, 2007 1:43 AM To: Lu, Hongjiu; jh@suse.cz; Vladimir Makarov Cc: gcc-patches@gcc.gnu.org Subject: [PATCH] Set PTA_SSSE3 for core2

Hi!

I'm wondering, don't all Core2 CPUs have SSSE3 instructions? Vlad's invoke.texi entry for core2 suggest that @item core2 Intel Core2 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3 and SSSE3 instruction set support. and similarly my testing.

2007-02-01 Jakub Jelinek jakub@redhat.com

--- gcc/config/i386/i386.c 2007-01-24 22:27:20.000000000 +0100 +++ gcc/config/i386/i386.c 2007-02-01 10:30:11.000000000 +0100 @@ -1708,7 +1708,7 @@ override_options (void) | PTA_MMX | PTA_PREFETCH_SSE}, {"nocona", PROCESSOR_NOCONA, PTA_SSE | PTA_SSE2 | PTA_SSE3 | PTA_64BIT | PTA_MMX | PTA_PREFETCH_SSE | PTA_CX16},

PTA_SSSE3 | PTA_64BIT | PTA_MMX | PTA_PREFETCH_SSE | PTA_CX16}, {"geode", PROCESSOR_GEODE, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW

Jakub


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]