Enable-based constraints - Meet the timing requirement of the multicycle path in your model - MATLAB (original) (raw)

Main Content

Meet the timing requirement of the multicycle path in your model

Model Configuration Pane: Optimization / General

Description

To meet the timing requirement of the multicycle path in your model, use enable-based constraints. The constraints are applied to a model that has Clock inputs set to Single. This option is useful for a multirate model to create a constraint file for relaxing timing of the slow-rate regions.

Enable-based constraints relax the timing requirement by enabling multiple clock cycles for data to propagate between the registers. The constraints use the timing controller enable signals to create enable-based register groups that have registers in each group driven by the same clock enable.

Dependencies

Settings

Off (default) | On

On

When you enable this setting and generate HDL code, HDL Coderâ„¢ generates a constraints file with the naming convention dutname_constraints. The format of the file name depends on the synthesis tool that you specify. The constraints file defines the timing requirements of multicycle paths. The file contains information about the clock multiples for calculating the setup and hold time information.

Off

Do not generate a multicycle path constraints file.

Tips

To set this property, use the functions hdlset_param or makehdl. To view the property value, use the function hdlget_param.

For example, you can enable the MulticyclePathConstraints setting when you generate HDL code for the symmetric_fir subsystem inside the sfir_fixed model by using either of these methods:

No recommendations.

Programmatic Use

Parameter: MulticyclePathConstraints
Type: character vector
Value: 'on' | 'off'
Default: 'off'

Version History

Introduced in R2017b