LLVM: include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h Source File (original) (raw)

1

2

3

4

5

6

7

8

9

10

11

12

13

14#ifndef LLVM_CODEGEN_GLOBALISEL_INLINEASMLOWERING_H

15#define LLVM_CODEGEN_GLOBALISEL_INLINEASMLOWERING_H

16

18#include

19

20namespace llvm {

27

30

31 virtual void anchor();

32

33public:

34

35

36

37

40 GetOrCreateVRegs) const;

41

42

43

44

45

46

48 std::vector &Ops,

50

51protected:

52

54

55

56 template const XXXTargetLowering *getTLI() const {

57 return static_cast<const XXXTargetLowering *>(TLI);

58 }

59

60public:

63};

64

65}

66

67#endif

const AbstractManglingParser< Derived, Alloc >::OperatorInfo AbstractManglingParser< Derived, Alloc >::Ops[]

ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...

Base class for all callable instructions (InvokeInst and CallInst) Holds everything related to callin...

const TargetLowering * getTLI() const

Getter for generic TargetLowering class.

Definition InlineAsmLowering.h:53

bool lowerInlineAsm(MachineIRBuilder &MIRBuilder, const CallBase &CB, std::function< ArrayRef< Register >(const Value &Val)> GetOrCreateVRegs) const

Lower the given inline asm call instruction GetOrCreateVRegs is a callback to materialize a register ...

InlineAsmLowering(const TargetLowering *TLI)

Definition InlineAsmLowering.h:61

virtual ~InlineAsmLowering()=default

const XXXTargetLowering * getTLI() const

Getter for target specific TargetLowering class.

Definition InlineAsmLowering.h:56

virtual bool lowerAsmOperandForConstraint(Value *Val, StringRef Constraint, std::vector< MachineOperand > &Ops, MachineIRBuilder &MIRBuilder) const

Lower the specified operand into the Ops vector.

Helper class to build MachineInstr.

MachineOperand class - Representation of each machine instruction operand.

Wrapper class representing virtual and physical registers.

StringRef - Represent a constant reference to a string, i.e.

This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...

LLVM Value Representation.

This is an optimization pass for GlobalISel generic memory operations.