LLVM: lib/Target/AMDGPU/R600Defines.h Source File (original) (raw)

1

2

3

4

5

6

7

8

9

10#ifndef LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H

11#define LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H

12

13

14#define MO_FLAG_CLAMP (1 << 0)

15#define MO_FLAG_NEG (1 << 1)

16#define MO_FLAG_ABS (1 << 2)

17#define MO_FLAG_MASK (1 << 3)

18#define MO_FLAG_PUSH (1 << 4)

19#define MO_FLAG_NOT_LAST (1 << 5)

20#define MO_FLAG_LAST (1 << 6)

21#define NUM_MO_FLAGS 7

22

23

24

25#define GET_FLAG_OPERAND_IDX(Flags) (((Flags) >> 7) & 0x3)

26

32 FC = (1 << 3),

36

47 };

48}

49

50#define HAS_NATIVE_OPERANDS(Flags) ((Flags) & R600_InstFlag::NATIVE_OPERANDS)

51

52

53#define HW_REG_MASK 0x1ff

54#define HW_CHAN_SHIFT 9

55

56#define GET_REG_CHAN(reg) ((reg) >> HW_CHAN_SHIFT)

57#define GET_REG_INDEX(reg) ((reg) & HW_REG_MASK)

58

59#define IS_VTX(desc) ((desc).TSFlags & R600_InstFlag::VTX_INST)

60#define IS_TEX(desc) ((desc).TSFlags & R600_InstFlag::TEX_INST)

61

139

140

141

142

143

144#define R_02880C_DB_SHADER_CONTROL 0x02880C

145#define S_02880C_KILL_ENABLE(x) (((x) & 0x1) << 6)

146

147

148#define S_NUM_GPRS(x) (((x) & 0xFF) << 0)

149#define S_STACK_SIZE(x) (((x) & 0xFF) << 8)

150

151

152

153

154#define R_028850_SQ_PGM_RESOURCES_PS 0x028850

155#define R_028868_SQ_PGM_RESOURCES_VS 0x028868

156

157

158

159

160

161#define R_028844_SQ_PGM_RESOURCES_PS 0x028844

162#define R_028860_SQ_PGM_RESOURCES_VS 0x028860

163#define R_028878_SQ_PGM_RESOURCES_GS 0x028878

164#define R_0288D4_SQ_PGM_RESOURCES_LS 0x0288d4

165

166#define R_0288E8_SQ_LDS_ALLOC 0x0288E8

167

168#endif

Definition R600Defines.h:62

VecOps

Definition R600Defines.h:64

@ SRC0_NEG_X

Definition R600Defines.h:72

@ SRC1_REL_Z

Definition R600Defines.h:112

@ IMM_1

Definition R600Defines.h:134

@ SRC1_W

Definition R600Defines.h:127

@ SRC0_W

Definition R600Defines.h:122

@ SRC1_SEL_X

Definition R600Defines.h:80

@ OMOD_Y

Definition R600Defines.h:85

@ SRC0_Y

Definition R600Defines.h:88

@ PRED_SEL_Y

Definition R600Defines.h:98

@ SRC1_REL_X

Definition R600Defines.h:78

@ SRC0_REL_W

Definition R600Defines.h:124

@ UPDATE_PREDICATE_W

Definition R600Defines.h:117

@ OMOD_X

Definition R600Defines.h:68

@ SRC1_REL_W

Definition R600Defines.h:129

@ DST_REL_Z

Definition R600Defines.h:103

@ SRC1_NEG_Z

Definition R600Defines.h:111

@ SRC0_NEG_W

Definition R600Defines.h:123

@ DST_REL_W

Definition R600Defines.h:120

@ SRC0_ABS_X

Definition R600Defines.h:74

@ SRC0_Z

Definition R600Defines.h:105

@ SRC0_REL_Z

Definition R600Defines.h:107

@ CLAMP_Z

Definition R600Defines.h:104

@ UPDATE_EXEC_MASK_W

Definition R600Defines.h:116

@ UPDATE_PREDICATE_X

Definition R600Defines.h:66

@ UPDATE_PREDICATE_Y

Definition R600Defines.h:83

@ SRC0_SEL_X

Definition R600Defines.h:75

@ UPDATE_PREDICATE_Z

Definition R600Defines.h:100

@ SRC0_REL_X

Definition R600Defines.h:73

@ SRC1_SEL_Y

Definition R600Defines.h:97

@ SRC1_SEL_Z

Definition R600Defines.h:114

@ WRITE_Y

Definition R600Defines.h:84

@ SRC1_Z

Definition R600Defines.h:110

@ SRC0_ABS_Y

Definition R600Defines.h:91

@ SRC1_NEG_X

Definition R600Defines.h:77

@ OMOD_Z

Definition R600Defines.h:102

@ PRED_SEL_X

Definition R600Defines.h:81

@ DST_REL_Y

Definition R600Defines.h:86

@ SRC1_X

Definition R600Defines.h:76

@ WRITE_X

Definition R600Defines.h:67

@ SRC0_NEG_Y

Definition R600Defines.h:89

@ IMM_0

Definition R600Defines.h:133

@ SRC1_NEG_Y

Definition R600Defines.h:94

@ UPDATE_EXEC_MASK_Z

Definition R600Defines.h:99

@ SRC0_ABS_W

Definition R600Defines.h:125

@ SRC0_X

Definition R600Defines.h:71

@ SRC1_NEG_W

Definition R600Defines.h:128

@ SRC0_NEG_Z

Definition R600Defines.h:106

@ OMOD_W

Definition R600Defines.h:119

@ SRC0_SEL_W

Definition R600Defines.h:126

@ UPDATE_EXEC_MASK_X

Definition R600Defines.h:65

@ SRC0_SEL_Z

Definition R600Defines.h:109

@ SRC1_ABS_X

Definition R600Defines.h:79

@ SRC0_SEL_Y

Definition R600Defines.h:92

@ SRC1_ABS_Y

Definition R600Defines.h:96

@ SRC0_REL_Y

Definition R600Defines.h:90

@ SRC1_ABS_W

Definition R600Defines.h:130

@ SRC1_REL_Y

Definition R600Defines.h:95

@ SRC1_Y

Definition R600Defines.h:93

@ PRED_SEL_Z

Definition R600Defines.h:115

@ WRITE_Z

Definition R600Defines.h:101

@ SRC0_ABS_Z

Definition R600Defines.h:108

@ CLAMP_W

Definition R600Defines.h:121

@ SRC1_ABS_Z

Definition R600Defines.h:113

@ DST_REL_X

Definition R600Defines.h:69

@ VEC_COUNT

Definition R600Defines.h:135

@ UPDATE_EXEC_MASK_Y

Definition R600Defines.h:82

@ PRED_SEL_W

Definition R600Defines.h:132

@ CLAMP_Y

Definition R600Defines.h:87

@ SRC1_SEL_W

Definition R600Defines.h:131

@ CLAMP_X

Definition R600Defines.h:70

@ WRITE_W

Definition R600Defines.h:118

Definition R600Defines.h:27

TIF

Definition R600Defines.h:28

@ TEX

Definition R600Defines.h:30

@ VTX_INST

Definition R600Defines.h:40

@ LDS_1A

Definition R600Defines.h:43

@ OP2

Definition R600Defines.h:39

@ IS_EXPORT

Definition R600Defines.h:45

@ TRIG

Definition R600Defines.h:33

@ TRANS_ONLY

Definition R600Defines.h:29

@ OP1

Definition R600Defines.h:38

@ OP3

Definition R600Defines.h:34

@ ALU_INST

Definition R600Defines.h:42

@ FC

Definition R600Defines.h:32

@ VECTOR

Definition R600Defines.h:35

@ LDS_1A1D

Definition R600Defines.h:44

@ NATIVE_OPERANDS

Definition R600Defines.h:37

@ LDS_1A2D

Definition R600Defines.h:46

@ TEX_INST

Definition R600Defines.h:41

@ REDUCTION

Definition R600Defines.h:31