Predication (computer architecture) (original) (raw)
In computer science, predication is an architectural feature that provides an alternative to conditional transfer of control, as implemented by conditional branch machine instructions. Predication works by having conditional (predicated) non-branch instructions associated with a predicate, a Boolean value used by the instruction to control whether the instruction is allowed to modify the architectural state or not. If the predicate specified in the instruction is true, the instruction modifies the architectural state; otherwise, the architectural state is unchanged. For example, a predicated move instruction (a conditional move) will only modify the destination if the predicate is true. Thus, instead of using a conditional branch to select an instruction or a sequence of instructions to ex
| Property | Value |
|---|---|
| dbo:abstract | In computer science, predication is an architectural feature that provides an alternative to conditional transfer of control, as implemented by conditional branch machine instructions. Predication works by having conditional (predicated) non-branch instructions associated with a predicate, a Boolean value used by the instruction to control whether the instruction is allowed to modify the architectural state or not. If the predicate specified in the instruction is true, the instruction modifies the architectural state; otherwise, the architectural state is unchanged. For example, a predicated move instruction (a conditional move) will only modify the destination if the predicate is true. Thus, instead of using a conditional branch to select an instruction or a sequence of instructions to execute based on the predicate that controls whether the branch occurs, the instructions to be executed are associated with that predicate, so that they will be executed, or not executed, based on whether that predicate is true or false. Vector processors, some SIMD ISAs (such as AVX2 and AVX-512) and GPUs in general make heavy use of predication, applying one bit of a conditional mask Vector to the corresponding elements in the Vector registers being processed, whereas scalar predication in scalar instruction sets only need the one predicate bit. Where Predicate Masks become particularly powerful in Vector processing is if an array of Condition Codes, one per Vector element, may feed back into Predicate Masks that are then applied to subsequent Vector instructions. (en) |
| dbo:wikiPageID | 199439 (xsd:integer) |
| dbo:wikiPageLength | 13137 (xsd:nonNegativeInteger) |
| dbo:wikiPageRevisionID | 1123647567 (xsd:integer) |
| dbo:wikiPageWikiLink | dbr:PowerPC dbr:Predicate_logic dbr:Processor_register dbr:Electrologica_X1 dbr:Bitwise_operation dbr:Boolean_data_type dbr:Vector_processors dbr:Delay_slot dbr:Instruction_pipelining dbr:Instruction_scheduling dbr:GPU dbr:Pentium_Pro dbr:Conditional_(computer_programming) dbr:Control-flow_graph dbr:SIMD dbr:SPARC dbr:Branch_(computer_science) dbr:Branch_predictor dbr:Control_flow dbr:Control_unit dbc:Conditional_constructs dbr:MIPS_architecture dbr:Machine_language dbr:Computer_architecture dbr:Computer_program dbr:Computer_science dbr:Z22_(computer) dbr:ZEBRA_(computer) dbr:Embedded_system dbr:Pipeline_(computing) dbr:Mailüfterl dbr:Pipeline_stall dbr:Speculative_execution dbr:CPU_cache dbc:Instruction_processing dbr:Datapath dbr:ARM_architecture dbr:AVX-512 dbr:AVX2 dbr:DEC_Alpha dbr:Central_processing_unit dbr:Flynn's_taxonomy dbr:PA-RISC dbr:Profiling_(computer_programming) dbr:ACS-1 dbr:Hewlett-Packard dbr:Vector_processor dbr:Software_pipelining dbr:Digital_Equipment_Corporation dbr:IBM dbr:IBM_POWER_instruction_set_architecture dbr:Instruction-level_parallelism dbr:Instruction_(computer_science) dbr:Intel dbr:Optimizing_compiler dbr:X86 dbr:Mask_(computing) dbr:Single_instruction,_multiple_threads dbr:Condition_code_register dbr:IA-64 dbr:Very_long_instruction_word dbr:Pseudocode dbr:Vector_processing dbr:Thumb-2 dbr:Branch_prediction |
| dbp:wikiPageUsesTemplate | dbt:Cite_book dbt:Clarify dbt:Distinguish dbt:Div_col dbt:Div_col_end dbt:More_citations_needed dbt:Reflist dbt:Short_description dbt:Google_books |
| dcterms:subject | dbc:Conditional_constructs dbc:Instruction_processing |
| rdf:type | owl:Thing |
| rdfs:comment | In computer science, predication is an architectural feature that provides an alternative to conditional transfer of control, as implemented by conditional branch machine instructions. Predication works by having conditional (predicated) non-branch instructions associated with a predicate, a Boolean value used by the instruction to control whether the instruction is allowed to modify the architectural state or not. If the predicate specified in the instruction is true, the instruction modifies the architectural state; otherwise, the architectural state is unchanged. For example, a predicated move instruction (a conditional move) will only modify the destination if the predicate is true. Thus, instead of using a conditional branch to select an instruction or a sequence of instructions to ex (en) |
| rdfs:label | Predication (computer architecture) (en) |
| owl:differentFrom | dbr:Branch_prediction |
| owl:sameAs | wikidata:Predication (computer architecture) dbpedia-fa:Predication (computer architecture) https://global.dbpedia.org/id/4b6sp |
| prov:wasDerivedFrom | wikipedia-en:Predication_(computer_architecture)?oldid=1123647567&ns=0 |
| foaf:isPrimaryTopicOf | wikipedia-en:Predication_(computer_architecture) |
| is dbo:wikiPageRedirects of | dbr:Branch_predication dbr:Conditional_move dbr:Conditional_moves dbr:Branch_Predication dbr:CMOV |
| is dbo:wikiPageWikiLink of | dbr:Branch_predication dbr:Bit_manipulation dbr:Branch_(computer_science) dbr:Samplesort dbr:ARM_architecture_family dbr:Flynn's_taxonomy dbr:Predicate dbr:Itanium dbr:Vector_processor dbr:RISC-V dbr:Mask_(computing) dbr:Vortex86 dbr:Single_instruction,_multiple_data dbr:Conditional_move dbr:Conditional_moves dbr:Branch_Predication dbr:CMOV |
| is foaf:primaryTopic of | wikipedia-en:Predication_(computer_architecture) |