Ahmed Maged - Profile on Academia.edu (original) (raw)

Brinda Bhowmick related author profile picture

Anushka Verma related author profile picture

Sunny Anand related author profile picture

Intekhab Amin related author profile picture

Deepak Soni related author profile picture

Neha Paras related author profile picture

Neha Paras

National Institute Of Technology Kurukshetra

Christophe Coinon related author profile picture

Satyam Kumar related author profile picture

Joao Martino related author profile picture

Dr P Vimala related author profile picture

Uploads

Papers by Ahmed Maged

Research paper thumbnail of Source-All-Around Tunnel Field-Effect Transistor (SAA-TFET): Proposal and Design

In this paper, a new source-all-around tunnel field-effect transistor (SAA-TFET) is proposed and ... more In this paper, a new source-all-around tunnel field-effect transistor (SAA-TFET) is proposed and investigated by using TCAD simulation. The tunneling junction in the SAA-TFET is divided laterally and vertically with respect to the channel direction which provides a relatively large tunneling junction area. An n+ pocket design is also introduced around the source to enhance tunneling rates and improve the device characteristics. In addition, the gate and n+ pocket region also overlap in the vertical and the lateral directions resulting in an enhanced electric field and, in turn, the ON-state current of the SAA-TFET is highly increased compared with the conventional TFET. Promising results in terms of DC (I ON , I OFF , ON/OFF current ratio and SS) and analog (cutoff frequency) performance are obtained for low (V DD = 0.5 V) and high (V DD = 1 V) supply voltages.

Research paper thumbnail of Source-All-Around Tunnel Field-Effect Transistor (SAA-TFET): Proposal and Design

In this paper, a new source-all-around tunnel field-effect transistor (SAA-TFET) is proposed and ... more In this paper, a new source-all-around tunnel field-effect transistor (SAA-TFET) is proposed and investigated by using TCAD simulation. The tunneling junction in the SAA-TFET is divided laterally and vertically with respect to the channel direction which provides a relatively large tunneling junction area. An n+ pocket design is also introduced around the source to enhance tunneling rates and improve the device characteristics. In addition, the gate and n+ pocket region also overlap in the vertical and the lateral directions resulting in an enhanced electric field and, in turn, the ON-state current of the SAA-TFET is highly increased compared with the conventional TFET. Promising results in terms of DC (I ON , I OFF , ON/OFF current ratio and SS) and analog (cutoff frequency) performance are obtained for low (V DD = 0.5 V) and high (V DD = 1 V) supply voltages.

Log In