Diya Joseph - Academia.edu (original) (raw)

Related Authors

K.A.Narayanankutty Kotheneth

Càndid Reig

Romy Golan

Romy Golan

Graduate Center of the City University of New York

Ara H. Merjian

Duong Long Le

Noor Azwan Shairi

Viacheslav Kuleshov

ömer acar

Dr. Dilip  Chaudhary

Uploads

Papers by Diya Joseph

Research paper thumbnail of DTexL: Decoupled Raster Pipeline for Texture Locality

2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)

Research paper thumbnail of TCOR: A Tile Cache with Optimal Replacement

2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)

Research paper thumbnail of A multipurpose toolkit for teaching DSP in an undergraduate course

Computer Applications in Engineering Education, 2017

Teaching an introductory course in Digital Signal Processing (DSP) involves the careful selection... more Teaching an introductory course in Digital Signal Processing (DSP) involves the careful selection and arrangement of essential topics from the vast expanse of the subject. A substantial amount of effort from the teacher is required to deliver mathematical and algorithmic concepts. In this paper, we present a Windows Store App which can be used as a teaching aid for an introductory undergraduate DSP course. The app has six modules. Four of the modules demonstrate problems which require complex calculations, viz. linear convolution, circular convolution, radix-2 Fast Fourier Transform (FFT), and Finite Impulse Response (FIR) filter design. These modules display elaborate butterfly diagrams and matrix multiplications to enhance pedagogy. The other two modules form a digital signal processor toolkit based on a hypothetical 16-bit floating-point digital signal processor, with a simple instruction set. The app has been used to teach a course on DSP and a positive feedback was received from the students.

Research paper thumbnail of An exercise on hardware/software codesign following the RISC model

Computer Applications in Engineering Education, 2015

This paper presents an exercise to demonstrate the benefits of hardware/software codesign. A RISC... more This paper presents an exercise to demonstrate the benefits of hardware/software codesign. A RISC processor and a high-level language have been designed together to make best use of the features of one another. A CPU simulator, an assembler and a compiler have been implemented based on the design. The exercise is suitable for students of computer engineering and electronics engineering students nearing their graduation.

Research paper thumbnail of Microarchitectural Simulator for Shader Cores in a Modern GPU Simulation Infrastructure

Mobile devices have emerged as one of the most rapidly spread technologies, with users spending a... more Mobile devices have emerged as one of the most rapidly spread technologies, with users spending a significant amount of time playing games on these devices. The evolution of smartphone games along with a supplementary increase in resolution has lead to a growing demand for more visually compelling graphics on mobile devices, which require significant energy consumption to maintain. However, the battery capacity of these devices does not grow at the same time as the computing capabilities, creating an everincreasing gap. Therefore, it has become increasingly important to facilitate the study of energy-efficient architectures for GPUs in mobile devices. Inspite of this, accurate full-system simulators for mobile graphics systems are rare. TEAPOT is a cycle-accurate simulator for mobile-GPU systems and is the state of the art in this area. There were certain aspects of the shader core in TEAPOT that were identified to be capable for improvement. The objective of this project is to rede...

Research paper thumbnail of DTexL: Decoupled Raster Pipeline for Texture Locality

2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)

Research paper thumbnail of TCOR: A Tile Cache with Optimal Replacement

2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)

Research paper thumbnail of A multipurpose toolkit for teaching DSP in an undergraduate course

Computer Applications in Engineering Education, 2017

Teaching an introductory course in Digital Signal Processing (DSP) involves the careful selection... more Teaching an introductory course in Digital Signal Processing (DSP) involves the careful selection and arrangement of essential topics from the vast expanse of the subject. A substantial amount of effort from the teacher is required to deliver mathematical and algorithmic concepts. In this paper, we present a Windows Store App which can be used as a teaching aid for an introductory undergraduate DSP course. The app has six modules. Four of the modules demonstrate problems which require complex calculations, viz. linear convolution, circular convolution, radix-2 Fast Fourier Transform (FFT), and Finite Impulse Response (FIR) filter design. These modules display elaborate butterfly diagrams and matrix multiplications to enhance pedagogy. The other two modules form a digital signal processor toolkit based on a hypothetical 16-bit floating-point digital signal processor, with a simple instruction set. The app has been used to teach a course on DSP and a positive feedback was received from the students.

Research paper thumbnail of An exercise on hardware/software codesign following the RISC model

Computer Applications in Engineering Education, 2015

This paper presents an exercise to demonstrate the benefits of hardware/software codesign. A RISC... more This paper presents an exercise to demonstrate the benefits of hardware/software codesign. A RISC processor and a high-level language have been designed together to make best use of the features of one another. A CPU simulator, an assembler and a compiler have been implemented based on the design. The exercise is suitable for students of computer engineering and electronics engineering students nearing their graduation.

Research paper thumbnail of Microarchitectural Simulator for Shader Cores in a Modern GPU Simulation Infrastructure

Mobile devices have emerged as one of the most rapidly spread technologies, with users spending a... more Mobile devices have emerged as one of the most rapidly spread technologies, with users spending a significant amount of time playing games on these devices. The evolution of smartphone games along with a supplementary increase in resolution has lead to a growing demand for more visually compelling graphics on mobile devices, which require significant energy consumption to maintain. However, the battery capacity of these devices does not grow at the same time as the computing capabilities, creating an everincreasing gap. Therefore, it has become increasingly important to facilitate the study of energy-efficient architectures for GPUs in mobile devices. Inspite of this, accurate full-system simulators for mobile graphics systems are rare. TEAPOT is a cycle-accurate simulator for mobile-GPU systems and is the state of the art in this area. There were certain aspects of the shader core in TEAPOT that were identified to be capable for improvement. The objective of this project is to rede...

Log In