Frank Heile - Academia.edu (original) (raw)

Frank Heile

Uploads

Papers by Frank Heile

Research paper thumbnail of A next generation architecture optimized for high density system level integration

Research paper thumbnail of A dual granularity and globally interconnected architecture for a programmable logic device

A novel architecture called FLEX (flexible logic element matrix) has been designed which supports... more A novel architecture called FLEX (flexible logic element matrix) has been designed which supports high logic densities up to 24,000 gates, maximizing overall system performance in a user design. This has been accomplished through a dual granularity approach and a global interconnect strategy. The dual granularity and global interconnect approach has succeeded in supporting both short nets and long nets for maximum performance

Research paper thumbnail of Programmable memory blocks supporting content-addressable memory

The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corpor... more The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corporation includes the capability of implementing content addressable memory (CAM) as well as product term macrocells, ROM, and dual port RAM. In CAM mode each ESB can implement a 32 word CAM with 32 bits per word. In product term mode, each ESB has 16 macrocells built out of 32 product terms with 32 literal inputs. The ability to reconfigure memory blocks in this way represents a new and innovative use of resources in a programmable logic device, requiring creative solutions in both the hardware and software domains. The architecture and features of this Embedded System Block are described.

Research paper thumbnail of Hybrid product term and LUT based architectures using embedded memory blocks

The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corpo... more The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition to flexibly configurable ROM and dual port RAM. In product term mode, each ESB has 16 macrocells built out of 32 product terms with 32 literal inputs. The ability to reconfigure memory blocks in this way represents a new and innovative use of resources in a programmable logic device, requiring creative solutions in both the hardware and software domains. The architecture and features of this Embedded System Block are described.

Research paper thumbnail of A next generation architecture optimized for high density system level integration

Research paper thumbnail of A dual granularity and globally interconnected architecture for a programmable logic device

A novel architecture called FLEX (flexible logic element matrix) has been designed which supports... more A novel architecture called FLEX (flexible logic element matrix) has been designed which supports high logic densities up to 24,000 gates, maximizing overall system performance in a user design. This has been accomplished through a dual granularity approach and a global interconnect strategy. The dual granularity and global interconnect approach has succeeded in supporting both short nets and long nets for maximum performance

Research paper thumbnail of Programmable memory blocks supporting content-addressable memory

The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corpor... more The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corporation includes the capability of implementing content addressable memory (CAM) as well as product term macrocells, ROM, and dual port RAM. In CAM mode each ESB can implement a 32 word CAM with 32 bits per word. In product term mode, each ESB has 16 macrocells built out of 32 product terms with 32 literal inputs. The ability to reconfigure memory blocks in this way represents a new and innovative use of resources in a programmable logic device, requiring creative solutions in both the hardware and software domains. The architecture and features of this Embedded System Block are described.

Research paper thumbnail of Hybrid product term and LUT based architectures using embedded memory blocks

The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corpo... more The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition to flexibly configurable ROM and dual port RAM. In product term mode, each ESB has 16 macrocells built out of 32 product terms with 32 literal inputs. The ability to reconfigure memory blocks in this way represents a new and innovative use of resources in a programmable logic device, requiring creative solutions in both the hardware and software domains. The architecture and features of this Embedded System Block are described.

Log In