Manfred Bartel - Profile on Academia.edu (original) (raw)

Bhubaneswar Mishra related author profile picture

Beat Signer related author profile picture

Michael  Spivey related author profile picture

Alberto Pimpinelli related author profile picture

Alexandre Borovik related author profile picture

Jana  Javornik related author profile picture

Armando Marques-Guedes related author profile picture

Dan Zahavi related author profile picture

Graham Martin related author profile picture

Gabriel Gutierrez-Alonso related author profile picture

Uploads

Papers by Manfred Bartel

Research paper thumbnail of Fehlerkorrigierende zyklische Blockcodes zur Zuverlassigkeitserhöhung von VLSI-Schaltnetzen /

Fehlerkorrigierende zyklische Blockcodes zur Zuverlassigkeitserhöhung von VLSI-Schaltnetzen /

Thesis (doctoral)--Technische Universität Berlin, 1989.

Research paper thumbnail of Cyclic error correcting block codes for reliability increasing of VLSI networks

Cyclic error correcting block codes for reliability increasing of VLSI networks

Ph D Thesis Technische Univ Berlin Fachbereich Elektrotechnik, Mar 1, 1989

The CLC (Coded Logical Channels) technique, which uses a decomposition of the network structure, ... more The CLC (Coded Logical Channels) technique, which uses a decomposition of the network structure, such as a supplementary transformation step, is described. This transformation step produces from the specific system, the simplex system, several partial systems, which realize separately a part of the peripheral function of the simplex system, the Shannon extension. For the CLC technique, the Hamming code is used. The efficiency of this method is proved by a comparison with the triple modular redundancy, which does not allow an automatic partition.

Research paper thumbnail of Fehlerkorrigierende zyklische Blockcodes zur Zuverlassigkeitserhöhung von VLSI-Schaltnetzen /

Fehlerkorrigierende zyklische Blockcodes zur Zuverlassigkeitserhöhung von VLSI-Schaltnetzen /

Thesis (doctoral)--Technische Universität Berlin, 1989.

Research paper thumbnail of Cyclic error correcting block codes for reliability increasing of VLSI networks

Cyclic error correcting block codes for reliability increasing of VLSI networks

Ph D Thesis Technische Univ Berlin Fachbereich Elektrotechnik, Mar 1, 1989

The CLC (Coded Logical Channels) technique, which uses a decomposition of the network structure, ... more The CLC (Coded Logical Channels) technique, which uses a decomposition of the network structure, such as a supplementary transformation step, is described. This transformation step produces from the specific system, the simplex system, several partial systems, which realize separately a part of the peripheral function of the simplex system, the Shannon extension. For the CLC technique, the Hamming code is used. The efficiency of this method is proved by a comparison with the triple modular redundancy, which does not allow an automatic partition.

Log In