sachin kumar - Profile on Academia.edu (original) (raw)

sachin kumar

venkat rao related author profile picture

raji kannan related author profile picture

AJAST  Journal related author profile picture

Manan  Joshi related author profile picture

IJCERT Publications related author profile picture

Keivan Navi related author profile picture

IJARTET Journal related author profile picture

Pesar Irooni related author profile picture

Vignesh Vicky related author profile picture

IJESRT  Journal related author profile picture

Uploads

Papers by sachin kumar

Research paper thumbnail of HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER

The main requirement of Very Large Scale Integration (VLSI) circuit is to be fast and low energy ... more The main requirement of Very Large Scale Integration (VLSI) circuit is to be fast and low energy consumption. So, the analysis is done by optimizing the delay, which results in fast processing and low average energy consumed. In this paper, 1-bit hybrid full adder is designed using Complementary Metal Oxide Semiconductor (CMOS), transmission gate and pass transistor logic. The circuit is implemented on Cadence Virtuoso 6.1 tool in 180-nm technology with 1.8V supply voltage. The delay (14.32ps) is found to be very small with significant reduction in the Power-Delay-Product(0.904fJ). The number of transistors is reduced; resulting in area optimization. The proposed 1-bit hybrid full adder design is found to be very fast as compared to the previous existing full adder circuits.

Research paper thumbnail of HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER

The main requirement of Very Large Scale Integration (VLSI) circuit is to be fast and low energy ... more The main requirement of Very Large Scale Integration (VLSI) circuit is to be fast and low energy consumption. So, the analysis is done by optimizing the delay, which results in fast processing and low average energy consumed. In this paper, 1-bit hybrid full adder is designed using Complementary Metal Oxide Semiconductor (CMOS), transmission gate and pass transistor logic. The circuit is implemented on Cadence Virtuoso 6.1 tool in 180-nm technology with 1.8V supply voltage. The delay (14.32ps) is found to be very small with significant reduction in the Power-Delay-Product(0.904fJ). The number of transistors is reduced; resulting in area optimization. The proposed 1-bit hybrid full adder design is found to be very fast as compared to the previous existing full adder circuits.

Log In