Superscalar instruction issue (original) (raw)
Related papers
Evaluation of Instruction Sets for Superscalar Execution
IMPACT: an architectural framework for multiple-instruction-issue processors
A fill-unit approach to multiple instruction issue
Proceedings of the 27th annual international symposium on Microarchitecture - MICRO 27, 1994
A Comparison of Superscalar and Decoupled Access/Execute Architectures
1993
The impact of cache organisation on the instruction issue rate of a superscalar processor
Professor Lucian VINTAN, Full-Member of The Academy of Technical Sciences of Romania
Proceedings of the Seventh Euromicro Workshop on Parallel and Distributed Processing. PDP'99, 1999
Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading proce
Isca, 1995
Scalable Instruction-Level Parallelism
Lecture Notes in Computer Science, 2004
SOFTWARE EXPLOITS OF INSTRUCTION-LEVEL PARALLELISM FOR
IMPACT: an architectural framework for multiple-instruction-issue processors
1991
In-depth analysis of x86 instruction set condition codes influence on superscalar execution
2006
A scalable instruction buffer and align unit for xDSPcore
IEEE Journal of Solid-State Circuits, 2000
Software Exploits of Instruction-level parallelism for Supercomputers
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
ACM Transactions on …, 1997
Single Instruction Fetch Does Not Inhibit Instruction-Level Parallelism
Proc. 5th Word Multiconf. on …, 2001
Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading …
Proceedings of the 23rd annual international symposium on …
Instruction level parallelism through microthreadingA scalable approach to chip multiprocessors
The Computer Journal, 2006
Ruby B. Lee, A. Murat Fiskiran, Zhijie Shi and Xiao Yang, "Refining Instruction Set Architecture for
Advanced computer architecture: parallelism, scalability, programmability
Choice Reviews Online, 1993
Performance Scalability of Multimedia Instruction Set Extensions
Lecture Notes in Computer Science, 2002
Thread-Sensitive Instruction Issue for SMT Processors
IEEE Computer Architecture Letters, 2004
Architecture design space exploration of run-time scalable issue-width processors
2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2011
IEEE Transactions on Parallel and Distributed Systems, 1997
Proceedings of the …, 1996
Exploiting Instruction-Level Parallelism in the Presence of Conditional Branches
Trimaran: An infrastructure for research in instruction-level parallelism
2005
Achieving high levels of instruction-level parallelism with reduced hardware complexity
1997
Efficient memory performance for multi-issue processors
Electrical, Electronic and …, 2004
Dual path instruction processing
A DSEL for Addressing the Problems Posed by Parallel Architectures
2012
OPTIMIZATION OF MULTIPROCESSORS MEMORY SYSTEM PERFORMANCE INSTRUCTION LEVEL PARALLELISM