Constrained signal selection for post-silicon validation (original) (raw)
Related papers
Efficient Trace Signal Selection for Post Silicon Validation and Debug
2011 24th Internatioal Conference on VLSI Design, 2011
Efficient combination of trace and scan signals for post silicon validation and debug
2011 IEEE International Test Conference, 2011
Simulation-based signal selection for state restoration in silicon debug
2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011
Dynamic Selection of Trace Signals for Post-Silicon Debug
2013 14th International Workshop on Microprocessor Test and Verification, 2013
Trace signal selection to enhance timing and logic visibility in post-silicon validation
2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2010
On-chip Tracing for Bit-Flip Detection during Post-silicon Validation
2018
Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug
2009 Asian Test Symposium, 2009
Cost-effective analysis of post-silicon functional coverage events
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017
Signal integrity management in an SoC physical design flow
2003
A bottom-up approach to on-chip signal integrity
Integrated Circuit and System Design. Power …, 2003
Automated Selection of Signals to Observe for Efficient Silicon Debug
2009 27th IEEE VLSI Test Symposium, 2009
Signal integrity verification using high speed monitors
2004
SCARE: Side-Channel Analysis Based Reverse Engineering for Post-Silicon Validation
2012 25th International Conference on VLSI Design, 2012
Fundamentals of Signal Integrity Primer
Signal Integrity Enhancement in Digital Circuits
IEEE Design & Test of Computers, 2000
Fault Isolation with ‘ X ’ Filter for Bogus Signals and Intensive Scan Cell Sequence Validation
2018
A unified methodology for pre-silicon verification and post-silicon validation
2011 Design, Automation & Test in Europe, 2011
Testing SoC Interconnects for Signal Integrity Using Boundary Scan
2003
Improving the Accuracy and Efficiency of Time-Independent Trace Replay
2012
Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
2011 12th International Symposium on Quality Electronic Design, 2011
Challenges for signal integrity prediction in the next decade
Materials Science in Semiconductor Processing, 2003
2004
In-System Silicon Validation and Debug
IEEE Design & Test of Computers, 2000
X-Sand Filter: An X-Tolerant Response Compaction Technique for Faster-Than-At-Speed Testing
April 2020, 2020
On selecting testable paths in scan designs
Proceedings The Seventh IEEE European Test Workshop, 2000
2003
An efficient test relaxation technique for combinational circuits based on critical path tracing
2003
Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals
IEEE Transactions on Very Large Scale Integration Systems, 2010