Low Complexity Rake Receiver and Channel Estimator Implementation for DSSS-CDMA Systems (original) (raw)
Related papers
FPGA Implementation of Low Complexity VLSI Architecture for DS-CDMA Communication System
A low-power DS-CDMA RAKE receiver utilizing resource allocation techniques
IEEE Journal of Solid-State Circuits, 2000
FPGA implementation of DS-CDMA Transmitter and Receiver
Journal of Telecommunication, Electronic and Computer Engineering, 2015
Low power receiver architectures for multi-carrier CDMA
IEE Proceedings - Circuits, Devices and Systems, 2002
A STUDY AND DESIGN OF DIRECT SEQUENCE CODE DIVISION MULTIPLE ACCESS (DS-CDMA) TRANSCEIVER
Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications
2000
An embedded CDMA-receiver A design example
Integration, the VLSI Journal, 1997
Design and Analysis of DS-CDMA Transceiver using VHDL
IJSRD - International Journal for Scientific Research and Development
Hardware design issues for a mobile unit for next-generation CDMA systems
Advanced Signal Processing Algorithms, Architectures, and Implementations VIII, 1998
DS-CDMA Receiver Based on a Five-Port Technology
EURASIP Journal on Advances in Signal Processing, 2005
Digital Design of DS-CDMA Transmitter Using VHDL and FPGA
2005 13th IEEE International Conference on Networks Jointly held with the 2005 IEEE 7th Malaysia International Conf on Communic, 2005
Practical RAKE receiver architecture for the downlink communications in a DS-CDMA mobile system
IEE Proceedings - Communications, 1998
Low-Power-Adaptive MC-CDMA Receiver Architecture
ETRI Journal, 2007
Efficient multiuser receivers for CDMA systems
WCNC. 1999 IEEE Wireless Communications and Networking Conference (Cat. No.99TH8466), 1999
Pipelined adaptive CDMA mobile receivers
Implementation of a digital receiver for DS-CDMA communication systems using HW/SW codesign
2005
Rapid acquisition techniques in CDMA spread-spectrum systems
IEE Proceedings F Communications, Radar and Signal Processing
Design and Performance Analysis of DS-CDMA with Rake and without Rake Receiver Communication System
2013
An Overview of Code-Spread CDMA
Design the MC-CDMA System with LS-PSO Channel Estimation Based FPGA
1999 IEEE 49th Vehicular Technology Conference (Cat. No.99CH36363), 1999
FPGA Implementation of Beamforming Receivers Based on MRC and NC-LMS for DS-CDMA System
IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006
2004
Coded asynchronous CDMA and its efficient detection
Christian Schlegel Christian Schlegel
IEEE Transactions on Information Theory, 1998
A reconfigurable, power-scalable rake receiver IP for W-CDMA
Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC, 2003
1999
CDMA Based Wireless Transceiver System MATLAB Simulation and FPGA Implementation
2005 Student Conference on Engineering Sciences and Technology, 2005
IJERT-FPGA Implementation of MMS Transceiver Using CDMA
International Journal of Engineering Research and Technology (IJERT), 2013
A Simplified Single Correlator Rake Receiver for CDMA Communications
2005
Software radio implementation of a DS-CDMA indoor subsystem based on FPGA devices
12th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications. PIMRC 2001. Proceedings (Cat. No.01TH8598), 2001
A Mimo Receiver SOC for CDMA Applications
2006