On the Power Management of Simultaneous Multithreading Processors (original) (raw)

Analysis of Power Management Techniques in Multicore Processors

Nagalakshmi K

View PDFchevron_right

Dynamic power management techniques in multi-core architectures: A survey study

Mostafa Elhosseini

Ain Shams Engineering Journal, 2017

View PDFchevron_right

A fine-grain dynamic sleep control scheme in MIPS R3000

Mitaro Namiki

2008 IEEE International Conference on Computer Design, 2008

View PDFchevron_right

Power/Energy Efficiency-MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits

Payam Heydari

2011

View PDFchevron_right

MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits

Payam Heydari

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011

View PDFchevron_right

Multiprocessor scheduling to reduce leakage power

Ben Juurlink, Pepijn J de Langen

View PDFchevron_right

Reducing power in high-performance microprocessors

Suresh Rajgopal

Proceedings of the 35th annual conference on Design automation conference - DAC '98, 1998

View PDFchevron_right

Reducing Execution Unit Leakage Power in Embedded Processors

Amirali Baniasadi

2008

View PDFchevron_right

Energy Efficiency in Processors- A Survey

Mohan Govindasa Kabadi

International journal of engineering research and technology, 2018

View PDFchevron_right

On the influence of static power consumption in multicore embedded systems

Antonio Beck

2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015

View PDFchevron_right

Power-sensitive multithreaded architecture

Dean Tullsen

iccd, 2000

View PDFchevron_right

An Overview of Architecture-Level Power- and Energy-Efficient Design Techniques

Adrian Cristal

Advances in Computers, 2015

View PDFchevron_right

Investigation of the Power–Performance Trade-off in High-Performance Processors

Kyle Wheeler

View PDFchevron_right

Functional units power gating in SMT processors

setareh rafatirad

PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005., 2005

View PDFchevron_right

Design of a Simple General Purpose Microprocessor with Self-Sleep Buffer

Esther Rani

View PDFchevron_right

Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors

Manish Gupta

2000

View PDFchevron_right

MINIMIZING THE SUB THRESHOLD LEAKAGE FOR HIGH PERFORMANCE CMOS CIRCUITS USING STACKED SLEEP TECHNIQUE

bindu madhavi, Mamidala Pallavi

View PDFchevron_right

Exploring power management in multi-core systems

Reinaldo Bergamaschi

2008 Asia and South Pacific Design Automation Conference, 2008

View PDFchevron_right

IBM Research Report Analysis of Transition Energy and Latency of the PowerDown State in Advanced System-on-Chip Processors

Bishop Brock

2003

View PDFchevron_right

Utilization Aware Power Management in Reliable and Aggressive Chip Multi Processors

Prem Kumar Ramesh

IEEE Transactions on Computers, 2016

View PDFchevron_right

Low Power Processor Architectures and Contemporary Techniques for Power Optimization – A Review

Muhammad tajuddin Qadri

Journal of Computers, 2009

View PDFchevron_right

Dynamic power management for embedded systems [SOC design]

Bishop Brock

IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings.

View PDFchevron_right

Power Reduction Techniques For Microprocessor Systems

Nidhijain Kansal

View PDFchevron_right

Adaptive energy management features of the POWER7TM processor

Bishop Brock

2010 IEEE Hot Chips 22 Symposium (HCS), 2010

View PDFchevron_right

Utilization-Based Resource Partitioning for Power-Performance Efficiency in SMT Processors

Israel Koren

IEEE Transactions on Parallel and Distributed Systems, 2000

View PDFchevron_right

Characterizing Processors for Energy and Performance Management

Harshil Goyal

2015 16th International Workshop on Microprocessor and SOC Test and Verification (MTV), 2015

View PDFchevron_right

On leakage power optimization in clock tree networks for ASICs and general-purpose processors

Fadi Kurdahi

Sustainable Computing: Informatics and Systems, 2011

View PDFchevron_right

Leakage-aware multiprocessor scheduling for low power

Ben Juurlink, Pepijn J de Langen

Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, 2006

View PDFchevron_right

(4) "Reducing Leakage Power in Data Cache Peripheral Circuits of Embedded Processors" Houman Homayoun, Avesta Sasan, Alex Veidenbaum. ACM Transactions on Design Automation of Electronic Systems. (Under Review)

Fadi Kurdahi

2000

View PDFchevron_right

Reducing Energy Consumption in Microcontroller-Based Platforms with Low Design Margin Co-Processors

Christian Alvarez pinto

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, 2015

View PDFchevron_right

Using Lazy Instruction Prediction to Reduce Processor Wakeup Power Dissipation

Amirali Baniasadi

2008

View PDFchevron_right

Reducing the dynamic power and leakage power of a high performance SoC

William Yung

View PDFchevron_right

PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors

Aviral Shrivastava

21st International Conference on VLSI Design (VLSID 2008), 2008

View PDFchevron_right