Multilevel global placement with retiming (original) (raw)
Related papers
A new LP based incremental timing driven placement for high performance designs
2006 43rd ACM/IEEE Design Automation Conference, 2006
Min-max placement for large-scale timing optimization
2002
A Placement Methodology for Global Interconnect Reduction and Its Impact on Performance
2008
Myung-Chul Kim: Multiobjective Optimization for High-performance Nanoscale Integrated Circuits
A global wiring paradigm for deep submicron design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
Simultaneous delay and power optimization in global placement
2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
ACM Transactions on Design Automation of Electronic Systems, 2005
Multi-level placement for large-scale mixed-size IC designs
Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC, 2003
A network-flow approach to timing-driven incremental placement for ASICs
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design - ICCAD '06, 2006
Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing
2006
Efficient timing closure without timing driven placement and routing
Proceedings of the 41st annual conference on Design automation - DAC '04, 2004
Jarrod Roy: High-performance Placement and Routing at the Nanometer Scale
ANUPLACE: A SYNTHESIS AWARE VLSI PLACER TO MINIMIZE TIMING CLOSURE
Timing optimization in logic with interconnect
Proceedings of the tenth international workshop on System level interconnect prediction - SLIP '08, 2008
Integration, the VLSI Journal, 2006
Impact of small process geometries on microarchitectures in systems on a chip
Proceedings of the IEEE, 2001
Addressing the timing closure problem by integrating logic optimization and placement
Alberto Sangiovanni Vincentelli
2001
Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.
Timing-driven via placement heuristics for three-dimensional ICs
Integration, the VLSI Journal, 2008
Timing- and crosstalk-driven area routing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
An interconnect-centric design flow for nanometer technologies
1999
Performance and timing yield enhancement using Highway-on-Chip planning
… , Methods and Tools, 2008. DSD'08. …, 2008
Performance-driven register insertion in placement
2004
Incorporating interconnect, register, and clock distribution delays into the retiming process
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An Effective Timing-Driven Detailed Placement Algorithm for FPGAs
Proceedings of the 2017 ACM on International Symposium on Physical Design, 2017
A Novel Net Weighting Algorithm for Power and Timing-Driven Placement
Architectural Synthesis Integrated with Global Placement for MultiCycle Communication
2003
Design methodologies and architecture solutions for high-performance interconnects
IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings., 2004
Effects of global interconnect optimizations on performance estimation of deep submicron design
2000
Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization
Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004., 2004
Low power clock buffer planning methodology in F-D placement for large scale circuit design
2008 Asia and South Pacific Design Automation Conference, 2008
Interconnect tree optimization algorithm in nanometer very large scale integration designs
2016
CONTANGO: Integrated Optimization of SoC Clock Networks
VLSI Design, 2011