Multilevel generalized force-directed method for circuit placement (original) (raw)
Related papers
DPlace2.0: A stable and efficient analytical placement based on diffusion
2008 Asia and South Pacific Design Automation Conference, 2008
Optimality and Scalability Study of Existing Placement Algorithms
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004
A fast hierarchical quadratic placement algorithm
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
Jarrod Roy: High-performance Placement and Routing at the Nanometer Scale
Fast placement for large-scale hierarchical FPGAs
2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics, 2009
An enhanced multilevel algorithm for circuit placement
ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), 2003
Parallelizing post-placement timing optimization
Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, 2006
ACM Transactions on Design Automation of Electronic Systems, 2005
ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020
RQL: Global placement via relaxed quadratic spreading and linearization
2007
Constructive benchmarking for placement
2004
Benchmarking for large-scale placement and beyond
2004
simPL: an effective placement algorithm
2012
StarPlace: A new analytic method for FPGA placement
Optimization of an Integrated Circuit Placement Algorithm in a Parallel Environment
A Machine Learning Approach for Accelerating SimPL-Based Global Placement for FPGA's
Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding
Min-max placement for large-scale timing optimization
2002
Pyramids: An efficient computational geometry-based approach for timing-driven placement
Cliff Chin Ngai Sze, Charles Alpert
2008 IEEE/ACM International Conference on Computer-Aided Design, 2008
A SimPLR method for routability-driven placement
2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011
Impact of Multi-level Clustering on Performance Driven Global Placement
2003
Progress and challenges in VLSI placement research
Proceedings of the International Conference on Computer-Aided Design, 2012
A Parallel Circuit-Partitioned Algorithm for Timing-Driven Standard Cell Placement
Journal of Parallel and Distributed Computing, 1999
COMPARISION OF HIERARCHIAL MIXED-SIZE PLACEMENT ALGORITHMS FOR VLSI PHYSICAL SYNTHESIS
Performance-driven register insertion in placement
2004
A network-flow approach to timing-driven incremental placement for ASICs
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design - ICCAD '06, 2006
Improved hardware accelerated FPGA placement with node swap
2007 IEEE Northeast Workshop on Circuits and Systems, 2007
Invited Paper: GPlace -A Congestion-aware Placement tool for UltraScale FPGAs
Ryan Pattison, Ziad Abuowaimer, Shawki Areibi
A new LP based incremental timing driven placement for high performance designs
2006 43rd ACM/IEEE Design Automation Conference, 2006
A Loosely Coupled Parallel Algorithm For Standard Cell Placement
IEEE/ACM International Conference on Computer-Aided Design, 1984
Scalable Analytic Placement for FPGA on GPGPU
A new faster algorithm for iterative placement improvement
Proceedings of the Sixth Great Lakes Symposium on VLSI, 1996
Multilevel Optimization for Large-Scale Hierarchical FPGA Placement
2010
Multilevel fixed-point-addition-based VLSI placement
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000