A g-sensor Based Alarm System for Multiple Tilt Sensor Applications Using VHDL and FPGAs (original) (raw)
Related papers
Advanced Embedded System for Detection of Tilt and Vibration
2015
This paper builds a smart tilt measurement and vibration detection system for environment monitoring. There are a number of smart measurement systems established for smart grids, bridges or machine system management, temperature/ humidity monitoring and so on. 3axes accelerometer has many applications such as in vehicles for motion control, mobile phones for motion activated functions, computers, medical appliances like pace maker and home appliances. It measures the acceleration in x and z direction and processes data. Depending upon gravitational acceleration along individual axis the tilt level and vibration levels are decided.
Design of a tilt angle measurement and control system
PHYSICAL MESOMECHANICS OF CONDENSED MATTER: Physical Principles of Multiscale Structure Formation and the Mechanisms of Nonlinear Behavior: MESO2022, 2023
A design of a tilt measurement system and control is presented in this paper. Inclination angles are measured by a MEMSIC 2125 dual-axis accelerometer. The design consists of both hardware and software. The tilt angle in one-axis is measured by the accelerometer which is mounted on a stamp board and connected to a microcontroller. The tilt measuring system is mounted on a plate. When the plate is tilted, the tilt angle is measured by the accelerometer. A basic stamp II microcontroller reads the accelerometer measurement and sends a signal to a servo-motor to implement the desired control action by adjusting the plate to the stable position (0-degree). The ambient temperature is measured by the accelerometer as well, and both the tilt angle and temperature measurements are displayed on an LCD
2024
An FPGA based alarm system, available of using unlimited number of inputs was programmed and put in use, in this work. A low cost FPGA RZ Easy A 2.2 was used, with its four dip or button switches acting as inputs. As soon as one or more switches are ON (bit 1), the respective LED lights on, while at the same time, seven segment display shows the number of ON state inputs, corresponding, for example, to the opened doors of a house. Simultaneously the buzzer clock algorithm is activated leading buzzer to sound. If all switches go manually to OFF state (bit 0), then all LEDs are off, buzzer stops sounding and seven segment display shows zero, thus indicating for example, that no house entries are open. The above function resembles a finite state machine, since the output state, depends on the inputs of the system. The VHDL code of our system gives the opportunity of having no limitation on the number of inputs and also the ability of changing the ringing rate of the buzzer.
Prototype of a Monitoring System Based on the Arduino Platform and the Paradigm of Pan-Tilt Movement
The following article presents the implementation of a low cost property security system through the use of the Arduino Uno board, which has a reasonable processing capacity and the ability to manipulate devices that perform functions of robotics and embedded instrumentation. The programming was carried out through the Servo.h library, which follows the Arduino integrated development environment (IDE) and functions designed to read analog and digital signals. The current prototype is formed by a webcam attached to a Pan-Tilt support, composed by two servomotors and being controlled through a 2-axis potentiometer joystick that allows the vertical and horizontal movement of the prototype. The captured images were recorded using software made available by the camera manufacturer. Consequently, the laptop used in the project played the role of a digital network video recorder (NVR) while discarding the need to use a video monitor. In this way, an electronic monitoring system was obtained, capable of functioning as an effective protection instrument.
FPGA in hardware description language based digital clock alarm system with 24-hr format
Currently, digital clock adapts microprocessor or microcontroller system. Performance of speed and reconfigurability issue become a main concern in digital clocks. New additional feature may be introduced in digital clocks in the future. Field programmable gate array (FPGA) offer better performance of speed and reconfiguration features. Based on these advantages, it is essential to study or explore the digital clock with FPGA design. The objective in this study is to create a hardware description language (HDL)based digital clock with alarm system and implement it onto the Altera DE2-115 board. Using Verilog HDL language in Quartus Prime 20.1 Lite Edition software, all submodule components is developed and being test benched using ModelSim-Altera Starter Edition 13.1 to ensure the correct functionality. Then all inputs and outputs will be assigned through pin assignment in the software. For verification purpose, it will be downloaded to the Altera DE2-115 board. In conclusion, the file has been successfully implemented to the board and the digital clock with alarm is fully functional as expected. This was proved by the alarm signal, time adjustment and display of the three-display mode which is clock, alarm, and input where each mode carries their own functions as expected.
Alarm System Implementation on Field Programmable Gate Array
In recent times, Field Programmable Gate Arrays have wide applications in market due to its advantage of having programmable interconnects. Alarm-system is the best solution to overcome house intrusion. The effective Alarm-system is available at low cost with which the user can built their own security system. In this paper, we present the design and implementation of the alarm-system. The design has been described using VHDL and implemented in the hardware using FPGA (Field Programmable Gate Array). This is installed in the hardware by ISE project navigator, a software of Xilinx. The system is a four code system that runs on FPGA with the sensor to sense correct pattern for code and the buzzer. The design involves a code-checker with which the system can change its states.
Proceedings INNODOCT/19. International Conference on Innovation, Documentation and Education, 2019
The traditional way to learn and teach Digital Systems has been changing over the last decades by the use of Hardware Description Languages (HDL) and Field Programmable Gate Array (FPGA) evaluation boards. The use of an Arduino development kit with different sensors connected to the FPGA upsizes the students experience in the area of Digital Systems. A temperature and humidity ambience sensor combined with an ultrasound sensor to measure distance can effectively be used by students to implement its first serial data converter that takes the sensor data and shows the obtained values from the Arduino in the seven segment display of the FPGA kit. After three years of experience in the new grade courses at the UPV Telecommunication School the number of students enjoying this new way to learn the subject Fundamentals of Digital Electronics (FSD) has dramatically risen up with an increase of a 20% in the number of students that pass the subject and that select the electronic branch of tel...
Design of FPGA based Low Power Embedded System with Application Specific Sensors
2014
In this paper we proposed a low power Embedded system whose multiple FPGA based switches are operated independently according to the application specific sensors like regional movement detectors in video stream. This system consists of a LED switching circuit, embedded vision system communicating each other through GPIO. All IPs are provided with Verilog codes in RTL, as well as Verilog codes and EDIF netlist of synthesized gate level logic which are verified in FPGA emulation. They are setup as semiconductor IPs in ready-to-use state in remote server computer Embedded vision system is implemented by 32 bit processor, Open RISC and peripherals-SDRAM, SSRAM, DMA, TFT-LCD, GPIO and CIS, etc.-connected on Wishbone on-chip bus. One bus structure is too busy to provide enough high speed transferring of image data from camera both to TFT-LCD and to the processor that is executing motion detecting program. So segmented bus structure is introduced to achieve higher performance. It is verified by simulation that the performance of segmented bus structure is more than two times better than one bus structure. The FPGA implementation confirms higher data transferring speed, suitable for a real-time video application.
Fall Detection FPGA-Based Systems: A Survey
International Journal of Automation and Smart Technology, 2016
Falls can lead to serious injuries, hospitalization and sometimes death, and are considered the number one cause of disabilities among elderly people, making falls a key concern in the healthcare sector. Advances in medical technology and healthcare mechanisms have driven the development of new responses to the healthcare needs of a growing elderly population. Ambulatory accelerometer devices have been applied to develop reliable and robust fall detection systems. This paper assesses fall detection systems using Field Programmable Gate Arrays (FPGAs) as a CPU in addition to data transmission. In this paper, we give a survey of the different fall detection systems based on FPGAs in the literature, definition of the main theoretical points of fall detection accelerometers-based systems, existing techniques and algorithms and we give an overview of the main steps to design a fall detection system.
A FPGA threshold-based fall detection algorithm for elderly fall monitoring with verilog
Bulletin of Electrical Engineering and Informatics, 2021
Fall is one of the leading causes of accidental or unintentional injury deaths worldwide due to serious injuries such as head traumas and hip fractures. As life expectancy improved, the rapid increase in aging population implied the need for the development of vital sign detector such as fall detector to help elderly in seeking for medical attention. Immediate rescue could prevent victims from the risk of suspension trauma and reduce the mortality rate among elderly population due to fall accident effectively. This paper presents the development of FPGA-based fall detection algorithm using a thresholdbased analytical method. The proposed algorithm is to minimize the rate of false positive fall detection proposed from other researchers by including the non-fall events in the data analysis. Based on the performance evaluation, the proposed algorithm successfully achieved a sensitivity of 97.45% and specificity of 97.38%. The proposed algorithm was able to differentiate fall events and non-fall events effectively, except for fast lying and fall that ending with sitting position. The proposed algorithm shows a good result and the performance of the proposed algorithm can be further improved by using an additional gyroscope to detect the posture of the lower body part.