Using real hardware to create an accurate timing model for execution-time analysis (original) (raw)
Related papers
Computing worst case execution time (WCET) by Symbolically Executing a time-accurate Hardware Model
Software timing analysis using HW/SW cosimulation and instruction set simulator
Alberto Sangiovanni Vincentelli
1998
Automatic Generation of Timing Models for Timing Analysis of High-Level Code
Computing Worst Case Execution Time by Symbolically Executing a Time-accurate Hardware Model
2011
COMPILER SUPPORT FOR MEASUREMENT-BASED TIMING ANALYSIS
Workshop Program, 2011
High-performance timing simulation of embedded software
Proceedings of the 45th annual conference on Design automation - DAC '08, 2008
Modeling Instruction-Level Parallelism for WCET Evaluation
12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'06), 2006
Statistical static timing analysis
Proceedings of the 42nd annual conference on Design automation - DAC '05, 2005
Measurement based WCET Analysis for Multi-core Architectures
Proceedings of the 22nd International Conference on Real-Time Networks and Systems - RTNS '14, 2014
Modeling out-of-order processors for WCET analysis
Real-Time Systems, 2006
Hybrid Timing Analysis of Modern Processor Pipeline via Hardware/Software Interactions
Precise worst-case execution time analysis for processors with timing anomalies
Real-Time Systems, 2009. …, 2009
A machine independent WCET predictor for microcontrollers and DSPs [worst case execution time]
Carlos Alberto Caridade Monteiro Couto
Journal of Molecular Catalysis A-chemical, 2001
Refined statistical static timing analysis through
Proceedings of the 43rd annual conference on Design automation - DAC '06, 2006
Timing analysis of computer hardware
IBM Journal of Research …, 1982
Supporting Control-Flow-Dependent Execution Times on WCET Calculation
Deutschsprachige WCET-Tagung
Static Timing Analysis of Real-Time Operating System Code
Lecture Notes in Computer Science, 2006
An Accurate Worst Case Timing Analysis for RISC Processors
IEEE Transactions on Software Engineering, 1995
Modeling Out-of-Order Processors for Software Timing Analysis
25th IEEE International Real-Time Systems Symposium, 2004
Measurement-based worst-case execution time analysis
2005
Retargetable static timing analysis for embedded software
Proceedings of the 14th international symposium on Systems synthesis - ISSS '01, 2001
Timing analysis of embedded software for speculative processors
15th International Symposium on System Synthesis, 2002., 2002
Verifying Timing Behavior by Abstract Interpretation of Executable Code
Lecture Notes in Computer Science, 2005
Timing Yield Estimation Using Statistical Static Timing Analysis
2005 IEEE International Symposium on Circuits and Systems
Statistical static timing analysis flow for transistor level macros in a microprocessor
2010 11th International Symposium on Quality Electronic Design (ISQED), 2010
Accurate analysis of memory latencies for WCET estimation
2008
A Unified WCET analysis framework for multicore platforms
ACM Transactions on Embedded Computing Systems, 2014
2007