Towards automatic program partitioning (original) (raw)

RegionSeeker: Automatically Identifying and Selecting Accelerators From Application Source Code

lorenzo ferretti

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019

View PDFchevron_right

A partitioning programming environment for a novel parallel architecture

Jurgen Becker

Proceedings of International Conference on Parallel Processing

View PDFchevron_right

Department of Electrical and Computer Engineering Computer Architecture and Parallel Systems Laboratory An Automatic Methodology for Program Segment-based Compiler Optimization Search

Murat Bolat

View PDFchevron_right

Using the MegaBlock to Partition and Optimize Programs for Embedded Systems at Runtime

Ricardo Menotti

View PDFchevron_right

Automatic coarse-grain partitioning and automatic code generation for heterogeneous architectures

O. Deforges

2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682), 2003

View PDFchevron_right

Automatic instruction set extension and utilization for embedded processors

Laura Pozzi, Armita Peymandoust

Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003, 2003

View PDFchevron_right

Static Program Partitioning for Embedded Processors

Uday Khedker

Citeseer

View PDFchevron_right

Fast instruction set custornization

N. Moreano, Felipe Klein

2nd Workshop onEmbedded Systems for Real-Time Multimedia, 2004. ESTImedia 2004., 2004

View PDFchevron_right

Automatic design of application specific instruction set extensions through dataflow graph exploration

Scott Mahlke

2003

View PDFchevron_right

An efficient framework for dynamic reconfiguration of instruction-set customization

HUYNH MAI HUYNH

2009

View PDFchevron_right

Fast instruction set customization

geraldine araujo

2004

View PDFchevron_right

Two-level microprocessor-accelerator partitioning

Stefano Lonardi

2007

View PDFchevron_right

Automated Compiler for Manycore Architectures

Dipyaman Mukherjee

IEEE, 2024

View PDFchevron_right

Compiler optimization for configurable accelerators

Walid Najjar

2005

View PDFchevron_right

Method for Run Time Hardware Code Profiling for Algorithm Acceleration

Teresa Riesgo

Proceedings of SPIE, 2009

View PDFchevron_right

Demonstration of Automatic Data Partitioning Techniques for Parallelizing Compilers on Multicomputers

manish gupta

IEEE Transactions on Parallel and Distributed Systems, 1992

View PDFchevron_right

Optimizing Compiler for the CELL Processor

Alexandre Eichenberger, Daniel Prener, Peter Oden

14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05), 2005

View PDFchevron_right

Profiling tools for hardware/software partitioning of embedded applications

Walid Najjar

ACM SIGPLAN Notices, 2003

View PDFchevron_right

Compiler-optimized usage of partitioned memories

Peter Marwedel

… of the 3rd workshop on Memory …, 2004

View PDFchevron_right

Automatic Customization of Embedded Applications for Enhanced Performance and Reduced Power Using Optimizing Compiler Techniques

Andy Nisbet

Lecture Notes in Computer Science, 2004

View PDFchevron_right

Portable Performance on Heterogeneous Architectures

Mangpo Phitchaya Phothilimthana

Proceedings of the …, 2013

View PDFchevron_right

Region-based hierarchical operation partitioning for multicluster processors

Michael Chu

ACM SIGPLAN Notices, 2003

View PDFchevron_right

Function Based Benchmarks to Abstract Parallel Hardware and Predict Efficient Code Partitioning

Jürgen Brehm

2013

View PDFchevron_right

Method for run time hardware code profiling for algorithm acceleration

Eduardo De La Torre

VLSI Circuits and Systems IV, 2009

View PDFchevron_right

Improving Performance and Energy Saving in a Reconfigurable Processor via Accelerating Control Data Flow Graphs

Morteza Zamani

IEICE Transactions on Information and Systems, 2007

View PDFchevron_right

Compiler transformations for high-performance computing

Susan L Graham

ACM Computing Surveys, 1994

View PDFchevron_right

Method for Run Time Hardware Code Profiling for Algorithm Acceleration (Proceedings Paper)

Teresa Riesgo

spie.org

View PDFchevron_right

Using SPEC CPU2006 to evaluate the sequential and parallel code generated by commercial and open-source compilers

Diego R. Llanos

The Journal of Supercomputing, 2010

View PDFchevron_right

Discovering Cache Partitioning Optimizations for the K Computer

Swann Perarnau

View PDFchevron_right

Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints

Laura Pozzi

View PDFchevron_right