A seamless ultra-thin chip fabrication and assembly process (original) (raw)

Ultra-thin chip fabrication for next-generation silicon processes

Tu Nguyen Hoang

2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2009

View PDFchevron_right

Semiconductor Device Fabrication Technology

Nikola Zlatanov

View PDFchevron_right

Lateral etching and filling of high aspect ratio nanometer-size cavities for silicon device structures

yo kim

Applied Physics Letters, 1998

View PDFchevron_right

Fabrication of silicon on lattice-engineered substrate (SOLES) as a platform for monolithic integration of CMOS and optoelectronic devices

Eugene Fitzgerald

Materials Science and Engineering: B, 2006

View PDFchevron_right

Silicon Selective Epitaxial Growth for Self-Aligned Cell Contact Featuring High Performance Sub-100nm DRAM Cell Transistors

U-In Chung

Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials, 2003

View PDFchevron_right

Post-CMOS processing for high-aspect-ratio integrated silicon microstructures

Huikai Xie

Journal of Microelectromechanical Systems, 2002

View PDFchevron_right

Layout Controlled One-Step Dry Etch and Release of MEMS Using Deep RIE on SOI Wafer

Franck CHOLLET

Journal of Microelectromechanical Systems, 2006

View PDFchevron_right

Etching processes for High Aspect Ratio Micro Systems Technology (HARMST)

Ivo Rangelow

Microsystem Technologies, 1996

View PDFchevron_right

Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking

Erik Sleeckx

2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 2016

View PDFchevron_right

Wafer-Level thinned monolithic CMOS imagers in a bulk-CMOS technology

Bedabrata Pain

View PDFchevron_right

Selective epitaxial growth for the fabrication of CMOS integrated circuits

Lubek Jastrzebski

IEEE Transactions on Electron Devices, 2000

View PDFchevron_right

A novel high aspect ratio technology for MEMS fabrication using standard silicon wafers

Andreas Bertz

Sensors and Actuators A: Physical, 2002

View PDFchevron_right

Influence of starting material on analog technology fabrication yield and device component performance

IMRAN KHAN

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2007

View PDFchevron_right

Silicon layer transfer using wafer bonding and debonding

Brian Doyle

Journal of Electronic Materials, 2001

View PDFchevron_right

Improved process flow for buried channel fabrication in silicon

Anita Pongrácz

Microsystem Technologies, 2012

View PDFchevron_right

A novel, wafer-level stacking method for low-chip yield and non-uniform, chip-size wafers for MEMS and 3D SIP applications

kelvin chen

2008 58th Electronic Components and Technology Conference, 2008

View PDFchevron_right

Methodology for the computer-aided design of silicon micromachined devices in a standard CMOS process

Mona E Zaghloul

View PDFchevron_right

Single-wafer integrated semiconductor device processing

Ajit Paranjpe

IEEE Transactions on Electron Devices, 1992

View PDFchevron_right

Fabrication of high aspect ratio silicon microstructures by anodic etching

Martin Charlton

Journal of Micromechanics and Microengineering, 1997

View PDFchevron_right

Improvement of thickness uniformity of bulk silicon wafer by numerically controlled local wet etching

Nobuyuki Zettsu

Journal of Crystal Growth, 2009

View PDFchevron_right

Submicron MOS process with 10:1 optical-projection printing and anisotropic dry etching

Wolfgang Arden

IEE Proceedings I Solid State and Electron Devices, 1983

View PDFchevron_right

Etching methodologies in <111>-oriented silicon wafers

miko elwenspoek, J. Berenschot

Journal of Microelectromechanical Systems, 2000

View PDFchevron_right

Selective Epitaxial Growth Followed by in Situ Deposition of a- or Poly-Si for Seeded Soi

Guy GARRY

MRS Proceedings, 1987

View PDFchevron_right

Deterministic assembly of releasable single crystal silicon-metal oxide field-effect devices formed from bulk wafers

Ki Jun Yu

Applied Physics Letters, 2013

View PDFchevron_right

A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon

D. Manzer, bcw bcw

56th Electronic Components and Technology Conference 2006, 2006

View PDFchevron_right

THICK BURIED OXIDE IN SILICON (TBOS): AN INTEGRATED FABRICATION TECHNOLOGY FOR MULTI-STACK WAFER-BONDED MEMS PROCESSES

Luc Fréchette

View PDFchevron_right

3 Device Fabrication Technology 1

Meshal Alawein

View PDFchevron_right

A Spacer Patterning Technology for Nanoscale CMOS

Pammo Gill

View PDFchevron_right

System on Wafer: A New Silicon Concept in SiP

B. Charlet

2009

View PDFchevron_right

Fabrication of silicon molds with multi-level, non-planar, micro- and nano-scale features

Zhiya Dang

Nanotechnology, 2014

View PDFchevron_right