A seamless ultra-thin chip fabrication and assembly process (original) (raw)
Related papers
Ultra-thin chip fabrication for next-generation silicon processes
2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2009
Semiconductor Device Fabrication Technology
Applied Physics Letters, 1998
Materials Science and Engineering: B, 2006
Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials, 2003
Post-CMOS processing for high-aspect-ratio integrated silicon microstructures
Journal of Microelectromechanical Systems, 2002
Layout Controlled One-Step Dry Etch and Release of MEMS Using Deep RIE on SOI Wafer
Journal of Microelectromechanical Systems, 2006
Etching processes for High Aspect Ratio Micro Systems Technology (HARMST)
Microsystem Technologies, 1996
Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking
2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 2016
Wafer-Level thinned monolithic CMOS imagers in a bulk-CMOS technology
Selective epitaxial growth for the fabrication of CMOS integrated circuits
IEEE Transactions on Electron Devices, 2000
A novel high aspect ratio technology for MEMS fabrication using standard silicon wafers
Sensors and Actuators A: Physical, 2002
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2007
Silicon layer transfer using wafer bonding and debonding
Journal of Electronic Materials, 2001
Improved process flow for buried channel fabrication in silicon
Microsystem Technologies, 2012
2008 58th Electronic Components and Technology Conference, 2008
Single-wafer integrated semiconductor device processing
IEEE Transactions on Electron Devices, 1992
Fabrication of high aspect ratio silicon microstructures by anodic etching
Journal of Micromechanics and Microengineering, 1997
Journal of Crystal Growth, 2009
Submicron MOS process with 10:1 optical-projection printing and anisotropic dry etching
IEE Proceedings I Solid State and Electron Devices, 1983
Etching methodologies in <111>-oriented silicon wafers
miko elwenspoek, J. Berenschot
Journal of Microelectromechanical Systems, 2000
Selective Epitaxial Growth Followed by in Situ Deposition of a- or Poly-Si for Seeded Soi
MRS Proceedings, 1987
Applied Physics Letters, 2013
A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon
56th Electronic Components and Technology Conference 2006, 2006
3 Device Fabrication Technology 1
A Spacer Patterning Technology for Nanoscale CMOS
System on Wafer: A New Silicon Concept in SiP
2009
Fabrication of silicon molds with multi-level, non-planar, micro- and nano-scale features
Nanotechnology, 2014