Sub-30 nm pitch line-space patterning of semiconductor and dielectric materials using directed self-assembly (original) (raw)
Related papers
Pattern transfer to silicon by microcontact printing and RIE
Nanotechnology, 1996
Cryogenic etching for pattern transfer into silicon of Mix-and-Match structured resist layers
Microelectronic Engineering, 2020
Multifunctional hardmask neutral layer for directed self-assembly (DSA) patterning
Alternative Lithographic Technologies V, 2013
Plasma treatments to improve line-width roughness during gate patterning
Olivier Luere, Olivier Joubert, Pascal Gouraud, Mickael Martin
Journal of Micro/Nanolithography, MEMS, and MOEMS, 2013
Langmuir, 2008
Recent Achievements in Sub-10 nm DSA Lithography for Line/Space Patterning
Journal of Photopolymer Science and Technology, 2017
Influence of gate patterning on line edge roughness
Journal of vacuum science & technology, 2003
Straightforward Integration Flow of a Silicon-Containing Block Copolymer for Line-Space Patterning
ACS applied materials & interfaces, 2017
Lithographically directed materials assembly
Alternative Lithographic Technologies, 2009
Low-cost patterning of thin film
Proceedings of the Institution of Mechanical Engineers, Part B: Journal of Engineering Manufacture, 2006
Electron-beam patterning with sub-2 nm line edge roughness
Tao Zhu, Ray Egerton, Marek Malac
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2005
Transfer of self-aligned spacer patterns for single-digit nanofabrication
Nanotechnology, 2015
Contact hole shrink process using graphoepitaxial directed self-assembly lithography
Journal of Micro/Nanolithography, MEMS, and MOEMS, 2013
Modeling of block copolymer dry etching for directed self-assembly lithography
2018
IEEE Transactions on Plasma Science, 2009
Wafer-scale transfer of nanoimprinted patterns into silicon substrates
Duncan Allsopp, Frantisek Uherek, Alexander Satka
Physica E: Low-dimensional Systems and Nanostructures, 2009
Plasma etch technologies for the development of ultra-small feature size transistor devices
Journal of Physics D: Applied Physics, 2011
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2013
Sub-20 nm silicon patterning and metal lift-off using thermal scanning probe lithography
Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, 2015
Replicated mask surface roughness effects on EUV lithographic patterning and line edge roughness
SPIE Proceedings, 2011
Plasma Etching of Tapered Features in Silicon for MEMS and Wafer Level Packaging Applications
Journal of Physics: Conference Series, 2006
Vassilios Constantoudis, Evangelos Gogolides
Journal of Micro-nanolithography Mems and Moems, 2009
Patterning PDMS using a combination of wet and dry etching
Journal of Micromechanics and Microengineering, 2009
Towards Manufacturing of Advanced Logic Devices by Double- Patterning
Design-specific variation in pattern transfer by via/contact etch process: full-chip analysis
H. Hovsepyan, Valeriy Sukharev
Journal of Micro/Nanolithography, MEMS, and MOEMS, 2009
Integration of Directed Self-Assembly with 193 nm Lithography
Journal of Photopolymer Science and Technology, 2010
Step and flash imprint lithography for sub-100-nm patterning
SPIE Proceedings, 2000