On-chip wiring design challenges for gigahertz operation (original) (raw)
Related papers
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002
The proposed solution is based on a set of parameterized T-line structures, which include single and two coupled microstrip lines with optional side shielding, accompanied by compact true transient models. The models account for frequency dependent skin and proximity effects, while maintaining passivity requirements due to their pure RLC nature. The signal bandwidth supported by the models covers a range from DC to 100 GHz. The models are currently verified in terms of S-parameter data against hardware (up to 40 GHz) and against EM solver (up to 100 GHz). This methodology has already been used for several designs implemented in SiGe (Silicon-Germanium) BiCMOS technology.
A Wideband Scalable and SPICE-Compatible Model for On-Chip Interconnects Up to 110 GHz
IEEE Transactions on Microwave Theory and Techniques, 2008
A fully scalable and SPICE compatible wideband model of on-chip interconnects valid up to 110 GHz is presented in this paper. The series branches of the proposed multisegment model consist of an ladder network to capture the skin and proximity effects, as well as the substrate skin effect. Their values are obtained from a technique based on a modified effective loop inductance approach and complex image method. A CG network is used in the shunt branches of the model, which accounts for capacitive coupling through the oxide and substrate loss due to the electrical field, as well as the impact of dummy metal fills. The values of these elements are determined by analytical and semiempirical formulas. The model is validated by a full-wave electromagnetic field solver, as well as measurements. The simulated -parameters of the model agree well with the measured -parameters of on-chip interconnects with different widths and lengths over a wide frequency range from dc up to 110 GHz.
Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits
IEEE Transactions on Circuits and Systems
Abstmct-This paper presents a novel approach for the analysis of crosstalk, propagation delay, and pulse distortion of interconnects in high-speed integrated circuits, packages, and circuit hoards. First, based on the frequency-domain modal analysis, a set d formulas have been derived to describe the voltage and current transfer functions of coupled interconnects with arbitrary linear termination impedances. Next the transfer function is expanded to its Taylor series form. The inverse Fourier transform is then applied to the significant terms in the series. As a result, we have obtained analytiil expressioos of the timedomain waveforms for lossless multiconductor interconnection lines. I t has been found that the weak-coupling assumption, frequently assumed in previous works, is only marginally valid. In a typical interconnection con-ration, the secondary coupling of the disturbed line on the original signal line is substantial and must be taken into account for accurate prediction of the waveforms. Simulation results are given to illustrate the influence of the layout parameters of the interconnects and the rise or fall times of the source signal. In addition, it i s s h that ground conductors need to be placed on both sides of each of the signal lines to reduce crosstalk effectively. However, the presence of the ground conductors not only increases the layout complexity, but also, more importantly, results in more severe wavetam distortion for the signal on the active line.
Simulation of Crosstalk in High-Speed Multi-Chip Modules
Active and Passive Electronic Components, 1995
Simulation results of the electrical performance at 1 GBits/sec of a number of different off-chip interconnection architectures are presented with emphasis given to the dependence of crosstalk and signal delay on the geometries and dielectric constants of the insulating layers as well as on the widths and separations of the conductors. The results indicate that signal delay and crosstalk may be reduced by using lowεrvalues for the dielectrics and that crosstalk may be also reduced by reducing the conductor-to-ground wire separation which simultaneously neutralises the role ofεrvalue on crosstalk and line impedance.
When are transmission-line effects important for on-chipinterconnections
Electronic Components and Technology Conference, 1997. …, 2002
Short, medium, and long on-chip interconnections having linewidths of 0.45-52 m are analyzed in a five-metallayer structure. We study capacitive coupling for short lines, inductive coupling for medium-length lines, inductance and resistance of the current return path in the power buses, and line resistive losses for the global wiring. Design guidelines and technology changes are proposed to achieve minimum delay and contain crosstalk for local and global wiring. Conditional expressions are given to determine when transmission-line effects are important for accurate delay and crosstalk prediction.
Simulation of crosstalk in high-speed multilayer off-chip interconnections
Microelectronics Journal, 1993
Results of simulation of the electrical performance at 1 Gbit/s of a number of different off-chip interconnection architectures are presented, with emphasis given to the dependence of crosstalk on the geometries and dielectric constants of the insulating layers, as well as on the widths and separations of the conductors. The results indicate that crosstalk may be reduced not only by using low s r values for the dielectrics, but also by reducing the conductor-to-wire ground separation which simultaneously neutralizes the role of the ~r value on crosstalk and line impedance.
A design space exploration of transmission-line links for on-chip interconnect
2011
With increasing core count, chip multiprocessors (CMP) require a high-performance interconnect fabric that is energy-efficient Well-engineered transmission line-based communication systems offer an attractive solution, especially for CMPs with a moderate number of cores. While transmission lines have been used in a wide variety of purposes, there lack comprehensive studies to guide architects to navigate the circuit and physical design space to make proper architecture-level analyses and tradeoffs. This paper makes a first-ste effort in exploring part of the design space. Using detailed simulation-based analysis, we show that a shared-medium fabric based on transmission line can offer better performance and a much better energy profil than a conventional mesh interconnect.
Electrical design of wafer level package on board for gigabit data transmission
Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003), 2003
This paper discusses the design of a wafer level package on board for 5GHz data transmission. The design is based on the 2005 node of the International Technology Roadmap on Semiconductors (ITRS) that predicts a clock frequency of SGHz, power of 170W and an operating voltage of 0.9V for high-end microprocessors. The goal of this paper is to demonstrate the ability to support global interconnections on the board at a speed comparable to the clock frequency and supply adequate power to the chip. This requires careful design of the topology of the interconnections, control of the eddy current losses in Silicon, control of the conductor and dielectric losses in the board and design of the transition between the chip and the board. The electrical design process is discussed in detail using a test vehicle, in this paper. The test vehicle consists of Co-planar waveguide (CPW) lines on high resistivity Silicon Substrate connected to CPW lines on low k, low loss board. The transition between the chip and board is completed through solder bumps with 50um diameter and IOOum pitch. Both the Silicon and Board transmission lines have been characterized using TDR measurements. In addition, the inductance of the solder humps have been extracted. Using synthesized models extracted from measurements, the eye diagrams for 5GHz data transmission has been simulated to show the importance of losses for lmm long Silicon lines connected to 5cm long board lines through low inductance solder bumps. In addition, the effect of underfill and curing on signal propagation have been quantified.
Crosstalk analysis of high-speed interconnects and packages
IEEE Proceedings of the Custom Integrated Circuits Conference
This study develops closed-form formulas for determining the voltage and current transfer functions and waveforms of N coupled interconnects with arbitrary linear termination impedances. Besides providing valuable insight into coupling phenomenon, the formulas facilitate accurate computation of noise and waveform distortion due to crosstalk.. Sarkar," Multiconductor transmission lines in multilayered dielectric media", IEEE Trans. Microwave Theory Tech.,
Higher Routability and Reduced Crosstalk Noise by Asynchronous Multiplexing of On-Chip Interconnects
2010
The signal integrity problem, especially crosstalk noise, is an important issue in physical design in the nanometer regime. Wire multiplexing is a recently proposed method to reduce these problems in current design methodologies. This technique is presented to increase the routability of the design and also reduce crosstalk noise by serializing parallel wires via delay insensitive asynchronous serial transceivers. In this paper, this technique is improved in terms of routability and computation time and, also, its impact on crosstalk is examined. Finally, it is evaluated with 180 nm and 130 nm technologies. Experimental results show that for the attempted benchmarks, congestion and routability are improved by 15.54% and 21.57% on average, respectively, and crosstalk noise is improved by 9.51% on average. These improvements are achieved at the cost of a slight increase in power consumption (0.12% on average) and runtime (less than 10.01% on average).