A low power and small area all digital delay-locked loop based on ring oscillator architecture (original) (raw)
Related papers
250 MHz Multiphase Delay Locked Loop for Low Power Applications
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2017
A wide range delay locked loop for low power and low jitter applications
International Journal of Circuit Theory and Applications, 2017
Of Low Power Digital Delay Locked Loop ( DLL ) 1
2015
Wide-Range Low-Power 1.12PS Jitter Delay Locked Loop by a Novel Lock-Detection Technique
CERN European Organization for Nuclear Research - Zenodo, 2022
Design and implementation of low power digital phase-locked loop
2010
A novel All Digital Delay Lock Loop (ADDLL)
2007 Internatonal Conference on Microelectronics, 2007
DESIGN OF 500 MHZ DELAY LOCKED LOOP USING 28NM CMOS TECHNOLOGY
A Semidigital Dual Delay-Locked Loop
A 1.7mW All Digital Phase-Locked Loop with New Gain Generator and Low Power DCO
2006 IEEE International Symposium on Circuits and Systems
A 5.2mW all-digital fast-lock self-calibrated multiphase delay-locked loop
2008 IEEE International Symposium on Circuits and Systems, 2008
A Fast-Locking Digital Phase-Locked Loop
Third International Conference on Information Technology: New Generations (ITNG'06), 2006
International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2019
Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitter
IEEE Journal of Solid-State Circuits, 1995
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
International Journal of Microelectronics Engineering (IJME)
A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication
2006 Proceedings of the 32nd European Solid-State Circuits Conference, 2006
A Power Efficient and Fast Locking CMOS Design of All-Digital Phase-Locked Loop
Journal of Advanced Engineering Trends (Print), 2022
DESIGN OF ALL DIGITAL PHASE LOCKED LOOP (D-PLL) WITH FAST ACQUISITION TIME
Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops
IEEE Transactions on Circuits and Systems I: Regular Papers, 2013
A 4224 MHz low jitter phase-locked loop in 0.13-μm CMOS technology
Journal of Semiconductors, 2010
Digital Controlled Oscillator (Dco) for All Digital Phase-Locked Loop (Adpll) – a Review
Jurnal Teknologi
A low power, low jitter DLL based low frequency (250 kHz) clock generator
International Journal of Signal and Imaging Systems Engineering, 2014
A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle
Solid-State Circuits, IEEE …, 2002
Design of Multiplying Delay Locked Loop for Different Multiplying Factors
ijcns.com
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
ETRI Journal, 2007
Design and Simulation of Digital Phase locked loop using MOSFET SPICE models of 300nm
A Phase-Domain All-Digital Phase-Locked Loop Architecture Without Reference Clock Retiming
IEEE Transactions on Circuits and Systems II: Express Briefs, 2000
Design and Analysis of CMOS Phase Lock Loop (PLL) Using VLSI Technology
IJRASET, 2021
A CMOS implementation of controller based all digital phase locked loop (ADPLL
Circuit World, 2020
CMOS ring oscillator delay cell performance: a comparative study
International Journal of Electrical and Computer Engineering (IJECE), 2019
2009
A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage