Wide-Range Low-Power 1.12PS Jitter Delay Locked Loop by a Novel Lock-Detection Technique (original) (raw)
Related papers
A wide range delay locked loop for low power and low jitter applications
International Journal of Circuit Theory and Applications, 2017
250 MHz Multiphase Delay Locked Loop for Low Power Applications
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2017
A 4224 MHz low jitter phase-locked loop in 0.13-μm CMOS technology
Journal of Semiconductors, 2010
Low Power Phase Locked Loop Design withMinimum Jitter
International Journal of Innovative Research in Computer and Communication Engineering, 2015
A low power and small area all digital delay-locked loop based on ring oscillator architecture
Science China Information Sciences, 2011
Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitter
IEEE Journal of Solid-State Circuits, 1995
DESIGN OF 500 MHZ DELAY LOCKED LOOP USING 28NM CMOS TECHNOLOGY
Jitter transfer characteristics of delay-locked loops - theories and design techniques
IEEE Journal of Solid-State Circuits, 2003
Of Low Power Digital Delay Locked Loop ( DLL ) 1
2015
A low power phase frequency detector for delay-locked loop
Journal of theoretical and applied information technology, 2015
A Fast-Locking Digital Phase-Locked Loop
Third International Conference on Information Technology: New Generations (ITNG'06), 2006
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
ETRI Journal, 2007
TENCON 2018 - 2018 IEEE Region 10 Conference, 2018
A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle
Solid-State Circuits, IEEE …, 2002
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
International Journal of Microelectronics Engineering (IJME)
Low Jitter Circuits in Digital System using Phase Locked Loop
A 5.2mW all-digital fast-lock self-calibrated multiphase delay-locked loop
2008 IEEE International Symposium on Circuits and Systems, 2008
A low power, low jitter DLL based low frequency (250 kHz) clock generator
International Journal of Signal and Imaging Systems Engineering, 2014
A Semidigital Dual Delay-Locked Loop
A study of phase noise and jitter in submicron CMOS phase-locked loop circuits
Journal of Low Power Electronics, 2014
A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication
2006 Proceedings of the 32nd European Solid-State Circuits Conference, 2006
A fast locking digital phase-locked loop using programmable charge pump
The 2010 International Conference on Computer Engineering & Systems, 2010
Charge Pump, Loop Filter and VCO for Phase Lock Loop Using 0.18µm CMOS Technology
A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications
IEEE Journal of Solid-State Circuits, 2000
A novel All Digital Delay Lock Loop (ADDLL)
2007 Internatonal Conference on Microelectronics, 2007
VLSI Circuits, 1995. …, 1995
A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage
A portable digital DLL for high-speed CMOS interface circuits
IEEE Journal of Solid-State Circuits, 1999
Design and implementation of low power digital phase-locked loop
2010
Design and Simulation of Digital Phase locked loop using MOSFET SPICE models of 300nm
A 1.7mW All Digital Phase-Locked Loop with New Gain Generator and Low Power DCO
2006 IEEE International Symposium on Circuits and Systems
A CMOS implementation of controller based all digital phase locked loop (ADPLL
Circuit World, 2020
Analysis of jitter due to power-supply noise in phase-locked loops
2000
Voltage Controlled Delay Line with PFD for Delay Locked Loop in CMOS90nm Technology
International Journal of Engineering Sciences & Research Technology, 2014