Dynamic reconfiguration with binary translation (original) (raw)
Related papers
Application of binary translation to java reconfigurable architectures
Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005, 2005
Exploiting Java through Binary Translation for low power embedded reconfigurable systems
SBCCI 2005 - 18th Symposium on Integrated Circuits and Systems Design, 2005
Reconfigurable Acceleration with Binary Compatibility for General Purpose Processors
IFIP – The International Federation for Information Processing, 2009
1999
Macro-Based Hardware Compilation of Java Bytecodes into a Dynamic Reconfigurable Computing System
1999
1999
Execution schemes for dynamically reconfigurable architectures
Sven Eisenhardt, Wolfgang Rosenstiel
Architectural approaches for dynamic translation and reconfiguration
Cost functions for the design of dynamically reconfigurable processor architectures
Workshop on …, 2004
The Molen compiler for reconfigurable processors
ACM Transactions on Embedded Computing Systems, 2007
Runtime and Install-Time Binary Translation for Reconfigurable Accelerators
2013
A Speed and Energy Focused Framework for Dynamic Hardware Reconfiguration
32nd IEEE International System-on-Chip Conference (SOCC), 2019
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications
2008
A Design Environment for Processor-Like Reconfigurable Hardware
Parallel Computing in Electrical Engineering, International Conference on, 2004
IEICE Transactions on Information and Systems, 2007
Instructionless processor architecture using dynamically reconfigurable logic
Dynamic binary translation and optimization
IEEE Transactions on Computers, 2001
Compiling for reconfigurable computing: A survey
2010
Programmability and efficiency in reconfigurable computer systems
2003
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy
Field-Programmable Custom Computing Machines, 2002
A reconfigurable Java accelerator with software compatibility for embedded systems
ACM SIGARCH Computer Architecture News, 2013
Compilers for Reconfigurable Architectures
Compilation Techniques for Reconfigurable Architectures, 2008
Transparent Acceleration of Program Execution using Reconfigurable Hardware
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, 2015
Mixing static and dynamic strategies for high performance and low area reconfigurable systems
International Journal of High Performance Systems Architecture, 2012
Optimization of Area and Performance by Processor-Like Reconfiguration
Sven Eisenhardt, Wolfgang Rosenstiel
2007 IEEE International Parallel and Distributed Processing Symposium, 2007
Early results from ERA — Embedded Reconfigurable Architectures
Fakhar Anjam, Roel Seedorf, Magnus Själander
2011 9th IEEE International Conference on Industrial Informatics, 2011
Interfacing reconfigurable logic with a CPU
Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871), 2000
Design of Processors with Reconfigurable Microarchitecture
Journal of Low Power Electronics and Applications, 2014
Compiler-Driven Reconfiguration of Multiprocessors
2007