A Cascaded Modular Multilevel Inverter Topology Using Novel Series Basic Units with a Reduced Number of Power Electronic Elements (original) (raw)
Related papers
Design And Implementation of Modular Multilevel Inverter With Reduced Number Of Components
2017
In this paper, utilizing H-connect topology a general course multilevel inverter for the execution of 49th level inverter and another calculation in producing all voltage levels for a 49th level with less number of dc sources. Brings about diminished intricacy and practical. The examination is finished with the customary topologies and affirmed by recreation comes about.
New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
IEEE Access
In this article, a new single-phase multilevel inverter is introduced with a reduced number of power switches and reduced voltage stress on power switches. The proposed topology consists of four input dc sources and nine semiconductor switches (eight unidirectional and one bidirectional switch). The topology can be used for asymmetrical voltage source configuration to generate seventeen voltage levels. The extended topology is constructed by a series connection of the topology circuit to produce higher voltage levels with less voltage stress on the switches without modifying the existing structure. Comparison is made with traditional and recently introduced topologies based on the number of power switches, dc sources, total blocking voltage of switches, and gate driver circuits, to prove the proposed topology's superiority. A simple nearest level modulation has been deployed as the switching scheme. Validation on the viability of the proposed topology has been carried out through simulation and hardware experimental setup. INDEX TERMS Asymmetrical configuration, modular multilevel inverter (MLI), nearest level control (NLC), total harmonics distortion (THD).
IEEE Transactions on Industrial Electronics, 2014
In this paper, a new general cascaded multilevel inverter using developed H-bridges is proposed. The proposed topology requires a lesser number of dc voltage sources and power switches and consists of lower blocking voltage on switches, which results in decreased complexity and total cost of the inverter. These abilities obtained within comparing the proposed topology with the conventional topologies from aforementioned points of view. Moreover, a new algorithm to determine the magnitude of dc voltage sources is proposed. The performance and functional accuracy of the proposed topology using the new algorithm in generating all voltage levels for a 31-level inverter are confirmed by simulation and experimental results. Index Terms-Cascaded multilevel inverter, developed H-bridge, multilevel inverter, voltage source inverter.
Journal of Power Electronics, 2013
A modular three-phase multilevel inverter especially suitable for electrical drive applications has been previously presented. This topology is based on series connection of power cells in which each cell comprised of two inverter legs in series. In this paper, in order to generate the maximum number of voltage levels with reduced number of switches, three algorithms are proposed for determination of the magnitudes of dc voltage sources. In addition, a new hybrid multilevel inverter is proposed that is composed of series connection of the previously presented multilevel inverter and some H-bridges. The proposed topology has been compared with some other presented multilevel inverters. The performance of the proposed multilevel inverter has been verified by simulation and experimental results of a single-phase 39-level multilevel inverter.
Generalised hybrid switching topology for a single‐phase modular multilevel inverter
Iet Power Electronics, 2014
A modified single-phase hybrid cascaded H bridge multilevel inverter with a minimum number of power electronic devices and isolated DC sources is presented in this study. It consists of two inverters (upper and lower) coupled in cascade. The lower inverter is capable of developing a multilevel output and switches at low frequency and another inverter develops two-level output and switches at high frequency. In the proposed inverter, every additional power electronic switch in the lower inverter increases the level by four. This study also introduces a generalised hybrid modulation switching strategy, which gives arithmetical and logical expressions for switching the additional device for any required increase in levels. The voltage rating of the devices, conduction and switching loss of the proposed inverter are compared with the similarly setup topologies. The generalised hybrid modulation algorithm is simulated in MATLAB/Simulink and implemented in a SPATRAN 3A DSP board. Simulation and experimental results are presented for different loading conditions.
A New Cascaded Multilevel Inverter Structure with Less Number of Switches
Because of many features of multilevel inverters, its applications in industries are not negligible. This paper proposes a new topology for multilevel inverters that has been obtained from series blocks of sub multilevel inverter. One of the issues in this kind of inverters is quantity of switches. The proposed inverter consists of fewer number of power electronic switches which leads to lower switching loss, weight, and cost in comparison with conventional inverters. Another advantage of this structure is its modular capability. In this paper, three algorithms are considered to determine the size of DC voltage source and eventually accuracy of proposed inverter has been approved by PSCAD/EMTDC software.
This paper presents a new family of cascaded multilevel inverters (CMLIs) which can generate a considerable number of output voltage levels with minimum number of required accompanying switching devices. Conceptually, each stage of proposed CMLI is composed of using a novel capacitor-based unit including two floating capacitors, one embedded dc voltage source and three power switches. In this case, the balanced voltage of integrated capacitors can be precisely provided as self-voltage balancing without using any auxiliary circuits, close loop systems and intricate modulation techniques. In addition, to reach different number of output voltage levels, four different algorithms pertaining to the symmetrical, binary asymmetrical, trinary asymmetrical and also hybrid patterns for determining the magnitude of isolated dc voltage sources are presented. Hereby, proposed hybrid structure is capable of working under mixed switching frequency without aiming the conventional full H-Bridge cell. Therefore, a high quality of output waveforms with reduced switching devices as well as power loss dissipation can be alternatively achieved. To confirm the validity of proposed CMLI, a complete comparison with several recently presented topologies besides several simulation and experimental results based on trinary asymmetrical and hybrid evolved structures will be also given.
Experimental validation of a modular multilevel inverter with less number of switches
2016 National Power Systems Conference (NPSC), 2016
This study presents a modular structure for multilevel inverter that operate in symmetric manner. The proposed modular multilevel inverter can generate staircase output voltage waveform that includes all voltage levels. The proposed multilevel inverter is compared with conventional cascaded multilevel inverter in terms of number of switches. Multicarrier sinusoidal pulse width modulation scheme adopted for generating switching signals. The effectiveness of proposed modular multilevel inverter is verified through simulation and experimental implementation.
Hybrid Asymmetric Cascaded Multilevel Inverters Based on Three- and Nine-Level H-Bridges
IEEE Transactions on Industry Applications, 2019
This paper proposes two hybrid asymmetric cascaded multilevel inverters (CMIs) for driving medium-voltage open-end winding motors. Each phase of the proposed systems consist of a three-level (3L) H-bridge cell and a nine-level (9L) H-bridge cell connected in series. An unequal dc-voltage ratio of 1:8 between cells is used, providing 19 phase voltage levels. The topologies of the 9L H-bridge cell are based on modular multilevel cascade converter (MMCC) with double-star chopper cells (DSCC), while the 3L H-bridge cell is fed by a floating capacitor. Compared to conventional MMCC for OEW motor drives, the proposed inverters can produce more phase voltage levels. In addition, they require a smaller number of power semiconductor switches, drivers and capacitors. Simulations and experimental results are presented in order to demonstrate the performance and feasibility of the proposed topologies.
In this paper, a novel configuration of the cascaded multilevel inverters using series connection of new sub-multilevel basic blocks is presented. The basic structure of the proposed sub-multilevel inverter is made of three isolated batteries and eight unidirectional power switches. Hereby, by changing the polarity of one of such batteries and two power switches, two different modules of sub-multilevel inverters can be extracted that each of them is able to be incorporated into two different cascaded structures as the series basic blocks. Contemporary, to determine the suitable magnitudes of the integrated batteries, two different algorithms for each topology along with their relevant mathematical analysis have been also given. In this study, a complete comparison between the proposed topologies and several recently presented structures has been conducted. The compiled comparisons can prove the fact that both the proposed cascaded inverters are capable of generating a higher number of output voltage levels with less number of switching counts. Other advantages of these structures are reduction of voltage sources numbers, DC sources variety, value of total blocking voltage, and also conducting losses. In order to demonstrate the correct operation of the proposed structures and presented algorithms, some experimental results will be also shown