IMPLEMENTATION OF 16-BIT PIPELINED ADC USING 180nm CMOS TECHNOLOGY (original) (raw)
Related papers
Design of Low Power, High Speed 3-Bit Pipelined ADC
IJSRD, 2013
The design of high speed, lower power A/D converter architectures have been investigated and can be found in several applications. The low power techniques used in this design include the dynamic comparators and capacitor scaling which are made possible with this architectural selection. To be compatible with the digital integrated circuit now running at 3.3V power supply, some techniques for low supply voltage are introduced, which include a 3.3V Op Amp and low voltage SC circuits. In order to reduce the power even more, one can reduce the per-stage resolution and cascade more stages to get the full resolution. This particular architecture is called the Pipelined architecture, mainly because the analog input signal is passed through a pipeline of flash A/D (sub-ADC) and interstate gain blocks. The advantage of this architecture is its reduced complexity. With a given per-stage resolution, an A/D converter of a given resolution can be achieved by cascading an appropriate number of identical pipelined stages. In any A/D converters, some reference voltages are generally required to set a reference for the sampled input to be compared to. Tspice simulation results & Layout using 1.2μm CMOS Technology parameters for the proposed design of Low Power - Low Voltage 3 bit Pipelined ADC are discussed.
Design Implementation of High-Performance Pipelined ADC
International Journal of Scientific Research in Science, Engineering and Technology, 2019
This paper presents Design Implementation of High-Performance ADC in Deep-Submicron Technology. The Analog-to-Digital Converter (ADC) is the main link between the analog input and DSP part. However, for applications like hand-held or wireless devices, ADC should be featured with low power and high speed. The pipeline ADC architecture is best suitable for medium resolution, low power and high-speed applications. For design point of it is very flexible for power and area constraints. Main building-blocks in each stage of the pipelined ADC are sample and hold, sub-ADC, sub DAC and amplifier. First few implementations for each sub-block were reviewed. Then by selecting appropriate blocks 8-Bit pipelined ADC with sampling frequency 100 MHz is designed using CMOS TSMC 0.18 μm technology. The design has 1-Bit stage resolution. The power dissipation of the implemented ADC is found less than 82mW. Second Design shows the 1-Bit resolution with a power dissipation of 56 mW. By few modifications in design, effect of stage resolution and effect of other amplifier topology on power is observed. The analysis is very useful to decide the stage resolution. This power analysis is supported by suitable simulation results.
A Low-Power 9-bit Pipelined CMOS ADC with Amplifier and Comparator Sharing Technique
This paper describes a pipelined analog-to-digital converter (ADC) employing a power and area efficient architecture. The adjacent stages of a pipeline share operational amplifiers. In order to keep accuracy of the amplifiers in the first stages, they use a partially sharing technique. The feature of the proposed scheme is that it also shares the comparators. The capacitors of the first stages of a pipeline are scaled down along a pipeline for a further reducing the chip area and its power consumption. A 9-bit 20-MSamples/s ADC, intended for use in multi-channel mixed-signal chips, has been fabricated via Europractice in a 180-nm CMOS process from UMC. The prototype ADC shows a spurious-free dynamic range of 58.5 dB at a sample rate of 20 MSamples/s, when a 400 kHz input signal with a swing of 1 dB below full scale is applied. The effective number of bits is 8.0 at the same conditions. ADC occupies an active area of 0.4 mm2 and dissipates 8.6 mW at a 1.8 V supply.
A high speed power efficient pipeline ADC in 0.18μm CMOS
2013 IEEE Faible Tension Faible Consommation, 2013
This paper describes a 12 bit pipeline ADC with conversion rate of 160 MS/s. A 2.5 bit non-flip-around MDAC structure is used in each stage which reduces total number of stages and total amount of sampling capacitance and consequentially power consumption of the ADC. Two-stage indirect compensated op-amp with different phase margins in sampling and amplifying modes is embedded in the MDAC and to achieve required accuracy, dc-gain of the op-amp is increased using positive feedback in the first stage of the op-amp. Simulation results with Spice in 0.18µm at a temperature of 75°C confirm that with a sampling rate of 160 Ms/s SNDR is 65.6 dB and power consumption is 103 mw where supply voltage is 1.8V.
Low‐power 10‐bit 100 MS/s pipelined ADC in digital CMOS technology
IET Circuits, Devices & Systems, 2017
A 10‐bit pipelined analogue‐to‐digital converter (ADC) at a sampling rate of 100 MS/s utilising only metal–oxide–semiconductor (MOS) transistors is presented and designed in 1.8 V 0.18 μm standard digital complementary MOS (CMOS) n‐well technology. The internal gain of value 2 of the intermediate stages is achieved by using a charge‐pump‐based concept that avoids the use of power‐area inefficient operational amplifier. All the capacitors are realised by capacitors implemented by metal–oxide–semiconductor field‐effect transistors (MOSCAPs) that allows easy integration with any inexpensive standard digital CMOS technology, and altogether giving low area‐power‐cost solution. A low DC gain CMOS differential amplifier in source follower configuration is used and low gain effects are calibrated digitally in the background. Peak differential non‐linearity (DNL) improves from −1/+0.27 least significant bit (LSB) to −0.43/+0.57 LSB and peak integral non‐linearity (INL) is reduced from −9.56/...
Study and Analysis of Low Voltage Low Power Pipelined ADC
2013
This paper is concerned with improving the resolution of analog to digital converters (ADCs). The design of analog-to-digital converters is one of the most critical and challenging aspects in the development of new and more powerful electronic systems. The fast advancement of CMOS technology and more signal-processing functions is implemented for a lower cost, lower power consumption, and higher yield. In this Paper design of 3 bit Pipeline ADC using 1 micrometer CMOS technology and the schematic of the various circuits drawn in Tanner SEdit and the simulation waveforms obtained using Tanner WEdit have been included.
Low Power, 3-bit CMOS Pipeline ADC with Reduced Complexity Flash Architecture
A 3-bit, 2-V pipeline analog-to-digital converter has been designed using a modified flash architecture. The developed circuit blocks of the modified flash analog-todigital converter, operating at 135MHz, are a fully differential comparator, a digital-to-analog converter and a sample-and-hold amplifier. The design technique of the N-bit modified flash ADC requires only 2 (N-1) comparators as compared to (2 N-1) comparators used in a standard N-bit flash converter. The final pipeline architecture operates at 80 MHz and consumes a total power of 2.893 mW.
A 12-bit high performance low cost pipeline ADC
2003
This paper presents the design and implementation of a 2.5V 12-bit high performance and low cost pipeline Analog-to-Digital converter (ADC) architecture using CMOS technology. A modified flash ADC was employed instead of the traditional flash ADC to implement the sub-ADC in the designed pipeline ADC scheme to reduce the device complexity and attain lower system power consumption. The designed pipeline
A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC
In this paper, a simple switched capacitor Digital to Analog Converter (DAC) is presented that exhibits monotonicity and occupies small area. The proposed DAC starts its conversion from the MSB instead of the traditional approach of starting from LSB making it suitable for use in cyclic or successive approximation analog-to-digital converters. The reference voltage is sampled once and appropriate charge is transferred to the output capacitor of the DAC. Some issues relevant to the design and their possible solutions are presented. The DAC is designed for a resolution of 8-bit. Sampling speed is chosen to be 5MS/s and the main emphasis is on low power. This DAC consumes power in the order of microwatt ( ), compare with previous DACs which consumes more power, generally in the order of milliwatts. The output 8-bits along with power dissipation of 493.8 W has been achieved.
A 1.8‐V 8‐bit 20MS/s successive approximation register (SAR) analog‐to‐digital converter (ADC) implemented in TSMC 0.18‐um CMOS process is presented. By applying low input capacitance that reduces driving difficulty of the ADC, the proposed SAR ADC achieves less sampling time. Also, asynchronous control logic is used which doesn't require an external high frequency clock to drive ADC. Measured results show that at the supply voltage of 1.8 V and sampling rate of 20 MS/s, the proposed SAR ADC achieves a spurious‐free dynamic range (SFDR) of 55.1 dB, a signal‐to‐ noise and distortion ratio (SNDR) of 44.5 dB, an effective number of bits (ENOB) of 7.1 bits, a differential nonlinearity (DNL) of 0.81 LSB, an integral nonlinearity (INL) of 1.24 LSB and a power consumption of 588 μW. Including pads, the chip area is only 0.74 (0.86 x 0.86) mm 2 with a small ADC core area of 0.176 mm 2 .