Improving SHA-2 Hardware Implementations (original) (raw)
Related papers
Use of embedded FPGA resources in implementations of 14 round 2 SHA-3 candidates
2011 International Conference on Field-Programmable Technology, 2011
A compact FPGA-based processor for the Secure Hash Algorithm SHA-256
Computers & Electrical Engineering, 2014
2009
A Robust Review of SHA: Featuring Coherent Characteristics
2020
Detail Power Analysis of the SHA-3 Hashing Algorithm Candidates on Xilinx Spartan-3E
International Journal of Computer and Electrical Engineering, 2013
Design of an Enhanced Cryptographic Hash Function-Digest Length 512 Bits
Expected Worst-case Performance of Hash Files
The Computer Journal, 1982
International Journal of Computer Applications
Improving security of lightweith SHA-3 against preimage attacks
International Journal of Electronics and Telecommunications
SHA-2 hardware core for virtex-5 FPGA
2015 IEEE 12th International Multi-Conference on Systems, Signals & Devices (SSD15), 2015
Architectural design features of a programmable high throughput reconfigurable SHA2 Processor
2008
Hardware-Dedicated Stream Ciphers
2009
2022
Passage of American Shad: Paradigms and Realities
Marine and Coastal Fisheries, 2012
Shab K+channel slow inactivation
Channels, 2013
Comparative Analysis of the Hardware Implementations of Hash Functions SHA1 and SHA512
2002
Cost-Efficient SHA Hardware Accelerators
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
IPSec hardware resource requirements evaluation
Next Generation Internet Networks, 2005, 2005
Providing a Linux API on the scalable K42 kernel
2003
Hash Function Combiners in TLS and SSL
Lecture Notes in Computer Science, 2010
Novel Hardware Architecture for Implementing the Inner Loop of the SHA2 Algorithms
2011
Efficient FPGA Hardware Implementation of Secure Hash Function SHA-2
International Journal of Computer Network and Information Security, 2014
HANDBOOK of APPLIED CRYPTOGRAPHY
Recovery from slow inactivation of Shab K+channels
Channels, 2013
spongent: A Lightweight Hash Function
Cryptographic Hardware and Embedded Systems – CHES 2011, 2011
Enhanced Parallel Hash Function Algorithm Based on 3C Construction (EPHFA-3C)
American Academic Scientific Research Journal for Engineering, Technology, and Sciences, 2020
Article Reflections on Shaeholders 2024 PDF Proof (2)
Speeding Up AES By Extending a 32 bit Processor Instruction Set
IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006
Report on the SSD2 pilot results
EFSA supporting publications, 2016
Journal of Architectural Education, 2008