Interactive presentation: Functional and timing validation of partially bypassed processor pipelines (original) (raw)
Related papers
Functional and Timing Validation of Partially Bypassed Processor Pipelines
2007 Design, Automation & Test in Europe Conference & Exhibition, 2007
Functional Coverage Driven Test Generation for Validation of Pipelined Processors
2005
Specification-driven Compact Test Suite Generation for Complex Processor Pipelines
2007
Automatic functional test program generation for pipelined processors using model checking
2002
Automatic test program generation for pipelined processors
Proceedings of the 2003 ACM symposium on Applied computing - SAC '03, 2003
Automatic generation of operation tables for fast exploration of bypasses in embedded processors
Proceedings of the Design Automation & Test in Europe Conference, 2006
Functional testing of pipelined processors
Computers and Digital …, 1996
Design Fault Directed Test Generation for Microprocessor Validation
2007 Design, Automation & Test in Europe Conference & Exhibition, 2007
Instruction-based delay fault self-testing of pipelined processor cores
Circuits and Systems, …, 2005
Retargetable pipeline hazard detection for partially bypassed processors
IEEE Transactions on Very Large Scale Integration Systems, 2006
Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications
Design Automation for Embedded Systems, 2003
Test Conference, 2006. …, 2006
An effective approach to automatic functional processor test generation for small-delay faults
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, 2014
Graph-Based Functional Test Program Generation for Pipelined Processors
2004
Test Generation for Microprocessors
IEEE Transactions on Computers, 1980
Automatic Design Space Exploration of Register Bypasses in Embedded Processors
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2007
DEFUSE: A deterministic functional self-test methodology for processors
VLSI Test Symposium, 2000. Proceedings. …, 2000
2005
Functional test generation using property decompositions for validation of pipelined processors
Design, Automation, and Test in Europe, 2006
Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study
Seventh International Workshop on Microprocessor Test and Verification (MTV'06), 2006
Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078), 1999
Instruction-level test methodology for CPU core self-testing
ACM Transactions on Design Automation of Electronic Systems, 2005
Sequential test generation and synthesis for testability at the register-transfer and logic levels
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
Star Dust: Hierarchical Test of Embedded Processors by Self Test Programs
Effective software self-test methodology for processor cores
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002
Software-based self-testing of microprocessors
Journal of Systems Architecture, 2006
Instruction-based self-testing of processor cores
Proceedings 20th IEEE VLSI Test Symposium (VTS 2002), 2002
Model Based Test Generation for Microprocessor Architecture Validation
2002