Modeling of transport behavior of the ballistic Silicon nanowire gate-all-around field-effect-transistors (Si NWFETs) with Si/SiO2 interface roughness (original) (raw)
Related papers
Semiclassical transport in silicon nanowire FETs including surface roughness
Journal of Computational Electronics, 2008
In this paper we investigate the effect of surface roughness scattering on transport in silicon nanowire FETs using a deterministic Boltzmann equation solver previously developed by the authors. We first solve the coupled Schrödinger-Poisson equations to extract the subband profiles along the channel, and then address the transport problem. Some features of the low-field mobility as a function of the wire diameter and gate bias are discussed and the effect of surface roughness on the I–V characteristics is presented.
IEEE Transactions on Electron Devices, 2000
We study the effect of surface roughness (SR) at the Si/SiO 2 interfaces on transport properties of quasi 1-D and 2-D silicon nanodevices by comparing the electrical performances of nanowire (NW) and double-gate (DG) field-effect transistors. We address a full-quantum analysis based on the 3-D self-consistent solution of the Poisson-Schrödinger equation within the coupled mode-space nonequilibrium Green function (NEGF) formalism. The influence of SR scattering is also compared with phonon (PH) scattering addressed in the self-consistent Born approximation. We analyze transfer characteristics, current spectra, density of states, and low-field mobility of devices with different lateral size, showing that the dimensionality of the quasi 1-D and 2-D structures induces significant differences only for thin silicon thicknesses. Thin NWs are found more sensitive to the SR-induced variability of the threshold voltage with respect to the DG planar transistors.
Size Dependence of Surface-Roughness-Limited Mobility in Silicon-Nanowire FETs
IEEE Transactions on Electron Devices, 2000
Lateral size effects on surface-roughness-limited mobility in silicon-nanowire FETs are analyzed by means of a fullquantum 3-D self-consistent simulation. A statistical analysis is carried out by considering different realizations of the potential roughness at the Si-SiO 2 interfaces. Nanowires with lateral section varying from 3 × 3 to 7 × 7 nm 2 are considered. Effective mobility is computed by evaluating the electron density in a reduced channel region to eliminate parasitic effects from contacts. It is found that transport in wires with the smallest section is dominated by scattering due to potential fluctuations, resulting in a larger standard deviation of the effective mobility, whereas it is dominated by transverse-mode coupling in wires with larger section, resulting in a stronger influence of surface roughness at high gate voltages.
Journal of NanoScience, NanoEngineering & Applications, ISSN: 2231-1777(online), ISSN: 2321-5194(print) Volume 5, Issue 2, 2015
Nanowire MOSFETs are recognized as one of the most promising candidates to extend Moore’s law into nanoelectronics era. This paper reviews the process, application, device physics and compact modeling of Gate All around (GAA) nanowire MOSFETs. The most widely used methods of nanowire synthesis have been discussed. The paper presents the various device optimization techniques and scaling potential of nanowire transistors. A process sensitivity study of silicon nanowire transistors at the end of the paper justifies the theory of nanowire FETs to carry forward the downscaling of MOSFETs in the sub-10 nm regime.
Theoretical investigation of surface roughness scattering in silicon nanowire transistors
Applied Physics Letters, 2005
In this letter, we report a three-dimensional (3D) quantum mechanical simulation to investigate the effects of surface roughness scattering (SRS) on the device characteristics of Si nanowire transistors (SNWTs). We treat the microscopic structure of the Si/SiO 2 interface roughness directly by using a 3D finite element technique. The results show that 1) SRS reduces the electron density of states in the channel, which increases the SNWT threshold voltage, and 2) the SRS in SNWTs becomes more effective when more propagating modes are occupied, which implies that SRS is more important in planar metal-oxide-semiconductor field-effect-transistors with many transverse modes occupied than in small-diameter SNWTs with few modes conducting.
Journal of Applied Physics, 2014
This article studies the impact of doping dependent carrier effective masses of the source/drain regions on transport properties of Si-nanowire field effect transistors within ballistic limit. The difference of carrier effective mass in channel and that in the source/drain regions leads to a misalignment of respective sub-bands and forms non-ideal contacts. Such non-idealities are incorporated by modifying the relevant self-energies which control the effective electronic transport from source to drain through the channel. Non-ideality also arises in the nature of local density of states in the channel due to sub-band misalignment, resulting to a reduction of drain current by almost 50%. The highest values of drain current, leakage current, and their ratio are obtained for the S/D doping concentrations of 3 Â 10 20 cm À3 , 8 Â 10 20 cm À3 , and 2 Â 10 20 cm À3 , respectively, for the nanowire of length 10 nm and diameter of 3 nm. Interestingly, the maximum of sub-threshold swing, minimum of threshold voltage, and the maximum of leakage current are observed to be apparent at the same doping concentration. V
Three-Dimensional Real-Space Simulation of Surface Roughness in Silicon Nanowire FETs
IEEE Transactions on Electron Devices, 2000
We address the transport properties of narrow gateall-around Silicon nanowires in the presence of surface-roughness (SR) scattering at the Si/SiO 2 interface, considering nanowire transistors with a cross section of 3 × 3 nm 2 and gate length of 15 nm. We present transfer characteristics and effective-mobility calculations based on a full 3-D real-space self-consistent Poisson-Schrödinger solver within the nonequilibrium Green's function formalism. The effect of SR is included via a geometrical method consisting in a random realization of potential fluctuations described via an exponential autocorrelation law. The influence on transfer characteristics and on low-field mobility is evaluated by comparison with the clean case and for different values of the root mean square of potential fluctuations. The method allows us to exactly account for mode-mixing and subband fluctuations and to evaluate the effect of SR up to all orders of the interaction. We find that SR scattering is mainly responsible for positive thresholdvoltage shift in the low-field regime, whereas SR-limited mobility slowly depends on the linear charge density, showing the inefficiency of mode-mixing scattering mechanism for very narrow wires.
Full quantum treatment of surface roughness effects in Silicon nanowire and double gate FETs
Journal of Computational Electronics, 2009
We review recent results on the effect of surface roughness on the transport properties of ultra-short devices like Silicon nanowire and double-gate FETs. We use a full quantum treatment within the non equilibrium Green's function (NEGF) formalism which allows us to take into account quantum confinement, quantum phase interference, out-ofequilibrium, and quasi-ballistic transport and focus on transfer characteristics and low-field mobility.
Journal of Applied …, 2010
A 20 band sp 3 d 5 s* spin-orbit-coupled, semi-empirical, atomistic tight-binding (TB) model is used with a semi-classical, ballistic, field-effect-transistor (FET) model, to theoretically examine the bandstructure carrier velocity and ballistic current in silicon nanowire (NW) transistors. Infinitely long, uniform, cylindrical and rectangular NWs, of cross sectional diameters/sides ranging from 3nm to 12nm are considered. For a comprehensive analysis, n-type and p-type metal-oxide-semiconductor (NMOS and PMOS) NWs in [100], [110] and [111] transport orientations are examined. In general, physical cross section reduction increases velocities, either by lifting the heavy mass valleys, or significantly changing the curvature of the bands. The carrier velocities of PMOS [110] and [111] NWs are a strong function of diameter, with the narrower D=3nm wires having twice the velocities of the D=12nm NWs. The velocity in the rest of the NW categories shows only minor diameter dependence. This behavior is explained through features in the electronic structure of the silicon host material. The ballistic current, on the other hand, shows the least sensitivity with cross section in the cases where the velocity has large variations. Since the carrier velocity is a measure of the effective mass and reflects on the channel mobility, these results can provide insight into the design of NW devices with enhanced performance and performance tolerant to structure geometry variations. In the case of ballistic transport in high performance devices, the [110] NWs are the ones with both high NMOS and PMOS performance, as well as low on-current variations with cross section geometry variations.