Chip Power-Frequency Scaling in 10/7nm Node (original) (raw)
Related papers
An integrated performance and power model for superscalar processor designs
2005
2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), 2014
Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors
IEEE Micro, 2000
Run-time power and performance scaling in 28 nm FPGAs
IET Computers & Digital Techniques, 2014
Reducing power in high-performance microprocessors
Proceedings of the 35th annual conference on Design automation conference - DAC '98, 1998
Power Limitations and Dark Silicon Challenge the Future of Multicore
ACM Transactions on Computer Systems, 2012
Practical performance/power alternatives within an existing CMOS technology generation
Proceedings of 1996 International Symposium on Low Power Electronics and Design, 1996
Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks
2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 2012
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2010
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors
21st International Conference on VLSI Design (VLSID 2008), 2008
IET Circuits, Devices & Systems, 2012
Functional units power gating in SMT processors
PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005., 2005
A D&T roundtable: challenges for low-power and high-performance chips
IEEE Design & Test of Computers, 1998
21st International Conference on VLSI Design (VLSID 2008), 2008
Dark silicon and the end of multicore scaling
2012
Evaluating Cache Power Dissipation Across Different Process Technologies
Evaluating Cache Power Dissipation Across Different Process Technologies, 2018
Microprocessors optimal power dissipation using combined threshold hopping and voltage scaling
Towards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs
2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2018
Effects of Scaling on MOS Device Performance
Trends and techniques for energy efficient architectures
2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 2010
Cycle-accurate power analysis for multiprocessor systems-on-a-chip
2004
The impact of transistor sizing on power efficiency in submicron CMOS circuits
IEEE Journal of Solid-State Circuits, 1997