Bitonic sorting on dynamically reconfigurable architectures (original) (raw)
Related papers
Accelerating sorting with reconfigurable hardware
Accelerating Sorting Through the Use of Reconfigurable Hardware
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-Sorting Implementation
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2018
Performance and Analysis of Sorting Algorithms on the SRC 6 Reconfigurable Computer
2005
On the design of a high-performance, expandable, sorting engine
Integration, the VLSI Journal, 1994
VLSI circuit for programmable sorting
1997
A Novel Sorting Algorithm for Many-core Architectures Based on Adaptive Bitonic Sort
2012
A Reconfigurable Recurrent Bitonic Sorting Network for Concurrently Accessible Data
Lecture Notes in Computer Science, 2004
SORTCHIP: A VLSI implementation of a hardware algorithm for continuous data sorting
IEEE Journal of Solid-State Circuits, 2003
Tradeoff analysis and architecture design of a hybrid hardware/software sorter
Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors
A Rapid Sorting Unit based on Programmable Shifting Register Files
Lluís Ribas-Xirgo, David Castells-Rufas
2010
An optimized bitonic sorting strategy with midpoint-based dynamic communication
Journal of Parallel and Distributed Computing, 2015
An improvement of bitonic sorting for parallel computing
WSEAS Transactions on Information Science and Applications, 2005
Sorting units for FPGA-Based embedded systems
IFIP International Federation for Information Processing, 2008
Application-specific hardware accelerator for implementing recursive sorting algorithms
Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10, 2010
A Comparative Study of Sorting Algorithms with FPGA Acceleration by High Level Synthesis
VHDL Design of a Scalable VLSI Sorting Device Based on Pipelined Computation
Journal of Computing and Information Technology, 2004
Panning sorter: an approach to the design of minimal-hardware parallel-input data sorters
Electronics Letters, 2010
2015
IEEE Transactions on Computers, 2000
High performance parallel linear sorter core design
… Solutions Event.(GSPX), 2004
Implementation of a General Purpose Sorter on FPGA
GRD JOURNALS, Mr.Kamel AliKhan Siddiqui
Bitonic Sort on Ultracomputers
Using SIMD registers and instructions to enable instruction-level parallelism in sorting algorithms
Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures - SPAA '07, 2007
Computers & Electrical Engineering, 2009
A COMPARISON-FREE SORTING ALGORITHM ON CPUs
2016
Unbalanced FIFO Sorting for FPGA-Based Systems
TELE SUL Sistemas de Comunicação
Optimization of FPGA-based circuits for recursive data sorting
BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference, 2010