Panning sorter: an approach to the design of minimal-hardware parallel-input data sorters (original) (raw)
Related papers
High performance parallel linear sorter core design
… Solutions Event.(GSPX), 2004
VHDL Design of a Scalable VLSI Sorting Device Based on Pipelined Computation
Journal of Computing and Information Technology, 2004
On the design of a high-performance, expandable, sorting engine
Integration, the VLSI Journal, 1994
Tradeoff analysis and architecture design of a hybrid hardware/software sorter
Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors
VLSI circuit for programmable sorting
1997
SORTCHIP: A VLSI implementation of a hardware algorithm for continuous data sorting
IEEE Journal of Solid-State Circuits, 2003
A Rapid Sorting Unit based on Programmable Shifting Register Files
Lluís Ribas-Xirgo, David Castells-Rufas
2010
Accelerating sorting with reconfigurable hardware
Accelerating Sorting Through the Use of Reconfigurable Hardware
VLSI Design of Parallel Sorter based on Modified PCM Algorithm and Batcher's Odd-Even Mergesort
Bitonic sorting on dynamically reconfigurable architectures
IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum, 2011
A Versatile Linear Insertion Sorter Based on a FIFO Scheme
2008
Implementation of a General Purpose Sorter on FPGA
GRD JOURNALS, Mr.Kamel AliKhan Siddiqui
BulkSort: System Design and Parallel Hardware Implementation Considerations
Journal of Computer Science IJCSIS
IJCSIS Vol 17 No 12 December Issue, 2019
Power and Area Efficient Sorting Networks Using Unary Processing
2017 IEEE International Conference on Computer Design (ICCD), 2017
A versatile linear insertion sorter based on an FIFO scheme
Microelectronics Journal, 2009
Modular Design of High-Throughput, Low-Latency Sorting Units
2015
Design, Implementation, and Analysis of High-Speed Single-Stage N-Sorters and N-Filters
Robert Kent, Marios S Pattichis
Computers & Electrical Engineering, 2009
A COMPARISON-FREE SORTING ALGORITHM ON CPUs
2016
Zero-delay FPGA-based odd-even sorting network
2013 IEEE Symposium on Computers & Informatics (ISCI), 2013
Perfect-shuffle interconnected bitonic sorter: optoelectronic design
Marc Desmulliez, Frank Tooley, Julian Dines
Applied Optics, 1995
Hardware Design of Pixel Sorter for Rank Order Filters for Applications in Real-time Systems
2011
Low power architectures for digital signal processing
Journal of Systems Architecture, 2000