An Optimal Resource Binding Algorithm with Inter-Transition Switching Activities for Low Power (original) (raw)
Related papers
Subword Switching Activity Minimization to Optimize Dynamic Power Consumption
IEEE Design & Test of Computers, 2009
Bus optimization for low-power data path synthesis based on network flow method
IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140), 2000
Power fluctuation minimization during behavioral synthesis using ILP-based datapath scheduling
Proceedings 21st International Conference on Computer Design, 2003
Energy and Transient Power Minimization During Behavioral Synthesis
A framework for energy and transient power reduction during behavioral synthesis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
ILP models for simultaneous energy and transient power minimization during behavioral synthesis
ACM Transactions on Design Automation of Electronic Systems, 2006
Data driven power optimization of sequential circuits
Proceedings Design, Automation and Test in Europe, 2000
ILP models for energy and transient power minimization during behavioral synthesis
17th International Conference on VLSI Design. Proceedings., 2004
Re-encoding sequential circuits to reduce power dissipation
1994
BDD-based circuit restructuring for reducing dynamic power
2010 IEEE International Conference on Computer Design, 2010
Behavior-level observability don't-cares and application to low-power behavioral synthesis
2009
Low-power behavioral synthesis optimization using multiple precision arithmetic
Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 1999
Low power optimization technique for BDD mapped circuits
2001
Efficient switching activity computation during high-level synthesis of control-dominated designs
Proceedings of the 1999 international symposium on Low power electronics and design - ISLPED '99
Synthesis of Sequential Circuits with Dynamic Power management
Behavioral-level partitioning for low power design in control-dominated application
Proceedings of the 10th Great Lakes symposium on VLSI, 2000
Optimizing Power Using Transformations
A memory aware behavioral synthesis tool for real-time VLSI circuits
Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04, 2004
Scheduling and resource binding for low power
Proceedings of the Eighth International Symposium on System Synthesis, 1995
Switching Activity Minimization in Combinational Logic Design
Behavioural transformation to improve circuit performance in high-level synthesis
2005
Logic transformation for low-power synthesis
ACM Transactions on Design Automation of Electronic Systems, 2002
Power efficient technology decomposition and mapping under an extended power consumption model
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1994
Driven Logic Synthesis for Area and Power Minimization
2007
Multi-parameter power minimization of synthesized datapaths
IEEE Computer Society Annual Symposium on VLSI
Power reduction and power-delay trade-offs using logic transformations
ACM Transactions on Design Automation of Electronic Systems, 1999
Energy efficient scheduling for datapath synthesis
16th International Conference on VLSI Design, 2003. Proceedings., 2003
High-level synthesis of low-power control-flow intensive circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999