Design and Characterization of a 130 nm CMOS Ultra-Wideband Low-Noise Amplifier (original) (raw)
Related papers
Design and Implementation of a Low Noise Amplifier for Ultra Wideband Applications
This paper represents the design and implementation of Low Noise Amplifier for Ultra wideband application using 0.18μm CMOS Technology. The proposed two stage LNA is for a 3-5 GHz. At supply voltage of 1.8V, for the exceed limit of 50μm of width of each transistor, the power consumption is 7.22mW. Noise figure is 4.33dB, Maximum power gain i.e. S21 is 20.4dB, S12 <-20dB, S11 <-8dB, S22 <-10dB. For the required bandwidth range, LNA is unconditionally stable and have good linearity.
CMOS Ultra-Wideband Low Noise Amplifier Design
International Journal of Microwave Science and Technology, 2013
This paper presents the design of ultra-wideband low noise amplifier (UWB LNA). The proposed UWB LNA whose bandwidth extends from 2.5 GHz to 16 GHz is designed using a symmetric 3D RF integrated inductor. This UWB LNA has a gain of 11 ± 1.0 dB and a NF less than 3.3 dB. Good input and output impedance matching and good isolation are achieved over the operating frequency band. The proposed UWB LNA is driven from a 1.8 V supply. The UWB LNA is designed and simulated in standard TSMC 0.18 m CMOS technology process.
A UWB CMOS low-noise amplifier with noise reduction and linearity improvement techniques
Microelectronics Journal, 2015
In this paper, a highly linear CMOS low noise amplifier (LNA) for ultra-wideband applications is presented. The proposed LNA improves both input second-and third-order intercept points (IIP2 and IIP3) by canceling the common-mode part of all intermodulation components from the output current. The proposed LNA structure creates equal common-mode currents with the opposite sign by cascading two differential pairs with a cross-connected output. These currents eliminate each other at the output and improve the linearity. Also, the proposed LNA improves the noise performance by canceling the thermal noise of the input and auxiliary transistors at the output. Detailed analysis is provided to show the effectiveness of the proposed LNA structure. Post-layout circuit level simulation results using a 90 nm RF CMOS process with Spectre-RF reveal 9.5 dB power gain,-3 dB bandwidth (BW À 3dB) of 8 GHz from 2.4 GHz to 10.4 GHz, and mean IIP3 and IIP2 of þ13.1 dBm and þ42.8 dBm, respectively. The simulated S 11 is less than À 11 dB in whole frequency range while the LNA consumes 14.8 mW from a single 1.2 V power supply.
A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
This paper presents a design methodology for an ultra-low-power (ULP) and ultra-low-voltage (ULV) ultra-wideband (UWB) resistive-shunt feedback low-noise amplifier (LNA). The ULV circuit design challenges are discussed and a new biasing metric for ULV and ULP designs in deepsubmicrometer CMOS technologies is introduced. Series inductive peaking in the feedback loop is analyzed and employed to enhance the bandwidth and noise performance of the LNA. Exploiting the new biasing metric, the design methodology, and series inductive peaking in the feedback loop, a 0.5 V, 0.75-mW broadband LNA with a current reuse scheme is implemented in a 90-nm CMOS technology. Measurement results show 12.6-dB voltage gain, 0.1-7-GHz bandwidth, 5.5-dB NF, −9-dBm IIP 3 , and −18-dB P1dB while occupying 0.23 mm 2. Index Terms-Current reuse, inductive series peaking, lownoise amplifier (LNA), resistive shunt feedback, ultra-low power (ULP), ultra-low voltage (ULV), ultra-wideband (UWB).
Design and analysis of a 3.1–10.6 GHz Ultra-Wideband Low Noise Amplifier in 0.13μm CMOS
Iranian Scientific Society of Engineering Electromagnetics, 2015
In this paper, a new low complexity ultra-wideband (UWB) 3-10.6 GHz low noise amplifier (LNA) is designed which is consisted of three stages. To overcome the input stage constraints such as broadband impedance matching and high gain while keeping low-power consumption, the combination of the current reuse and reactive feedback technique are applied as the first stage. The second and third stages are common source amplifier with an inductive peaking technique to achieve high flat gain and wide-3 dB bandwidth simultaneously. Analytical formulae are derived for describing the input impedance, gain, and noise figure. The LNA is designed in the standard 0.13 µm CMOS technology which provides 17 dB power gain while consuming 15 mW from a 1-V voltage supply. The average noise figure is 5.5 dB and the simulated input-referred IP3 (IIP3) is-7.7 dBm. The input return loss (S 11) and output return loss (S 22) are less than-10 dB and-25 dB, respectively. The reverse isolation (S 12) is better than-54.52 dB.
Menoufia Journal of Electronic Engineering Research
Nowadays, for the field of wireless communications, the good design of radio frequency receiver for wireless communication applications is considered one of the main targets in radio frequency research. In ultra-wideband (UWB) receivers, low noise amplifier is considered the most important building block in UWB receiver structure. In this paper we provide the design and simulation of ultra-wideband low noise amplifier to get radio receiver with good performance in wireless communication application. This paper introduces the design and simulation of ultrawideband low noise amplifier using 130 nm CMOS technology. This design uses three stages amplifier. The design provides bandwidth range from (3.9 GHz to 15 GHz) with power gain (S 21) of 10 dB. The output noise of the proposed amplifier is 300 uV rms. The proposed LNA is designed using 1.2 V power supply, the dissipated power of the proposed amplifier is 1.2 mW. The proposed amplifier gives noise figure of 1.5 dB and input referred third order intercept point (IIP3) reached to 20 dBm.
Low power, Low Voltage and High Gain UWB Low-Noise Amplifier in the 0.13 μm CMOS technology
The International Conference on Electrical Engineering
In this paper, we present a fully integrated CMOS LNA (low noise amplifier) with input matching LC ladder technique circuitry to cover the upper band of UWB from 3.1 to 10 GHz. Also, an improved technique of derivative superposition (DS) method is proposed to improve the linearity by using both forward body bias technology, and currentreused. The proposed LNA can operate at reduced supply voltage and power consumption. This configuration provides better input matching, lower noise figure, and more reverse isolation which is vital in LNA design. Complete analytical simulation of the circuit results in frequency of 3.1 GHz to 10 GHz, with 2.44 dB NF MIN , 50Ω input impedance, 13.5dB peak power gain (S 21), high reverse isolation (S 12)-50 dB,-15dB input matching (S 11) and-10dB output matching (S 22), while dissipating as low power as1.5mW low supply voltage of 0.6 V.
A Wideband Low Power Low-Noise Amplifier in CMOS Technology
IEEE Transactions on Circuits and Systems I: Regular Papers, 2010
A T-coil network can be implemented as a high order filter for bandwidth extension. This technique is incorporated into the design of the input matching and output peaking networks of a low-noise amplifier. The intrinsic capacitances within the transistors are exploited as a part of the wideband structure to extend the bandwidth. Using the proposed topology, a wideband low-noise amplifier with a bandwidth of 3−8 GHz, a maximum gain of 16.4 dB and noise figure of 2.9 dB (min) is achieved. The total power consumption of the wideband lownoise amplifier from the 1.8 V power supply is 3.9 mW. The prototype is fabricated in 0.18 µm CMOS technology.
Low-Power, Low-Voltage CMOS Ultra-Wideband Low Noise Amplifier for Portable Devices
— This paper presents the design of an ultra wideband low noise amplifier (UWB LNA). The proposed UWB LNA employs common gate and common source stages configured as a current reuse topology. The UWB LNA has a maximum gain of 14 dB with minimum NF of 3.0 dB. Good input and output impedance matching are achieved over the operating frequency band. The proposed UWB LNA consumes only 2.0 mW from a 0.9V power supply. This UWB LNA is designed and simulated in the standard 0.18 m CMOS technology. Keywords— Ultra wideband (UWB), Low Noise Amplifier (LNA), Current Reuse topology.
AN ULTRA LOW VOLTAGE, WIDEBAND LOW NOISE AMPLIFIER DESIGN TECHNIQUE
Low noise amplifier (LNA) is a vital segment of RF receiver and frequently required to operate at wide frequency bands for various wireless system applications. For wideband operation, critical execution measurements, for example, power dissipation, s-parameter, noise figure and linearity have been carefully researched and described for the proposed LNA. This work introduces a low noise amplifier (LNA) utilizing current reuse system for wideband receiver. The current reuse strategy is routed to optimize noise performance and power efficiency while keeping up a decent power gain and input/output matching. An inductive peaking configuration is effectively utilized in the proposed LNA which incorporates cascaded networks with a peaking inductor in the buffer stage. Inductive peaking in the feedback loop is utilized to improve the bandwidth and noise performance of LNA. Key Words: Current reuse, inductive series peaking, low-noise amplifier (LNA), ultra-low voltage (ULV), ultra-wideband (UWB). International Research Journal of Engineering and Technology (IRJET) e